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Abstract

A special computer for high-precision arithmetic and parallel processing which features
an ALU that is dynamically reconfigurable under program control has been designed and
a prototype machine constructed. The 256-bit ALU consists of eight 32-bit slices each of
which has its own ALU operation code in each microinstruction. The slices can remain
logically separated from each other, or can be dynamically connected to either or both of
their neighbors under control of a segment control code that is part of each microinstruc
tion. The result is a unique parallel architecture which provides real parallelism to user
programs at the instruction level while globally retaining a sequential control structure.
Management of parallelism is achieved through a two level hierarchy of condition codes
and extended instruction sets to support conditional instruction execution. New types of
parallel micro-programming tools introduce a system for reconfiguration management
and parallel programming. An assembler, debug simulator, and interactive operating
environment have been implemented. An analysis of the instruction times to execute
arithmetic operations on the machine show that it will be exceptionally fast for prob
lems in computational number theory and factoring of integers.

viii
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Chapter 1 INTRODUCTION AND MOTIVATION
1. Introduction
The steady decline of cost/performance ratios which has characterized the histoiy of
computing systems has encountered a significant barrier. In the past, each new genera
tion of systems brought order of magnitude improvements in speed. Subnanosecond
switching times are now possible. But the physics of conducting materials seems to have
placed a floor beneath the speed of digital circuits below which it is unlikely that any
technology can pass. We will be unable to depend on better and faster circuit technolo
gies to improve performance. If we are to continue to solve problems which are of practi
cal interest but of increasing complexity, another approach must be explored as comput
ing systems enter the fifth generation.
The use of multiple valued logic, replacing base two processors with machines
using higher bases, has been proposed as a mechanism for increasing the information
throughput of a processing element At least one such system, the SETUN’fl] machine,
was built in the late fifties using base three. The lack of an appropriate base and the com
plexity of translating such higher order algebras into hardware indicate that this approach
has little practical value.
With the continuing descrease in hardware cost, parallelism has become the pre
ferred approach. The histoiy of parallel architectures begins in 1958 with the National
Bureau of Standards PILOT[2] machine. Fault-tolerant systems and systems designed for

1
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distribution of I/O tasks characterized developments of the sixties and early seventies. In
the past ten years we have seen an explosion in parallel designs in a variety of
configurations and applications. We will review these developments later in this section.
Advances in VLSI technology have removed many of the difficulties in building
large scale hardware systems. The driving force in current research is the development of
parallel algorithms which exploit the advantages of parallel processors. These efforts
have led to new interconnection schemes which attempt to maximize parallelism by
efficient distribution of code and data.
The spectrum of interconnection schemes ranges from relatively simple common
bus systems to fully interconnected systems. Neither end of the spectrum is appropriate
for general purpose computation. Common bus systems encounter a bottleneck because
of limited bus bandwidths as the number of processors is increased. Fully connected sys
tems grow exponentially in switching complexity with the number of processors. A satis
factory tradeoff of connectivity against switching complexity must be found. Cubes,
meshes, trees, and a variety of other configurations have be tried. But for all of these
architectures actual performance is limited by the ability of a given algorithm to achieve
an optimal distribution of the computing load. Some algorithms work well on certain
architectures, others do not
A related problem is the inherent complexity of parallel programming. The familiar
sequential Von Neuman structure has become deeply embedded in programming prac
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tice. Language extensions to support parallelism are cumbersome and are often of little
value. New languages are needed which support parallelism in a manner essentially
invisible to the programmer, but these languages have yet to be designed.
In this dissertation we report on a new architecture which uniquely addresses the
problems of interconnection complexity, algorithm efficiency, and programming struc
ture. We achieve this result by arranging the parallel processing units in a fashion which
resembles a traditional uni-processing system both in interconnection and programming.
They are arranged horizontally along the word length of a very long data word system.
The system is reconfigurable. It has no fixed structure relating to the size or number of
processing elements. Under program control the elements, called slices, can be com
bined with or separated from adjacent processing elements to form logical processing
elements called segments which operate in parallel. A single program sequencer and
shared next instruction address, control the logic flow of independent sequences of
instructions operating in each segment This feature allows the retention of traditional
sequential programming constructs while supporting parallelism at the segment level.
Other innovations in our design include a hierarchical condition code structure sup
porting conditional operations at both the segment and the global sequencer levels. We
introduce a new approach to the design of cany look ahead circuitry which replaces the
traditional tree structure arrangement of look ahead devices. Our system retains the per
formance but adds reconfigurability and support for long word length implementations.
We call our architecture the DRAFT (Dynamically Reconfigurable Architecture For
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Factoring Things) architecture. A prototype, eight slice, 256 bit, implementation called
The Factoring Machine has been built. We will present a detailed description of this
design in chapter two.
As the name implies, the DRAFT architecture was not intended to be a general pur
pose processor. Our motivation was to build a machine to support research in computa
tional and experimental number theory. Problems in this area of mathematical research
)

include primality testing, factoring, and the related problems of encryption and decryp
tion. The unifying characteristic of such problems is that they require fast execution of
integer arithmetic on large (75 decimal digits is not unusual) integer operands. Extended
precision multiplies and large divisor modulus operations dominate these computations.
Even with current technologies, constructing full hardware multipliers and dividers for
operands of this size is impractical. Software implementations must be adopted. A long
word length machine is important A reconfigurable machine, able to match word length
to operands of a particular computation, is ideal. Yet even in such an environment many
problems remain intractable without the assistance of some form of parallel operations. A
machine which reconfigures from one long word length machine to several shorter word
length machines operating in parallel offers parallelism at low cost in terms of intercon
nection and programming complexity. All of these features are present in the DRAFT
architecture. As a benchmark for the performance of our prototype in number theoretical
computations we have chosen the Pollard p-1 factoring algorithm. We present the results
of this benchmark in chapter five.

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

In the course of this research it has become apparent that the machine is also well
suited to several other types of algorithms. We have examined[3] its application in the
use of hierarchical data structures for representing objects in image processing. By com
bining a judicious arrangement of the nodes in a parallel version of this data structure
with the use of reconfiguration to match the machine with each level, we have developed
highly parallel algorithms to run on the DRAFT architecture. These algorithms reduce all
tree operations to no worse than a complexity which is linear in the depth of the tree.
This data structure and several representative algorithms are presented in chapter six.
Architecture and algorithms have to date been the central focus of this research.
Only recently have we begun to address high level programming language issues. The
current development software for the prototype machine consists of an assembler, simu
lator, and interactive operating environment Even at this level several issues regarding
the management of parallelism in a reconfiguring environment have been addressed. Our
pseudo register based implementation of the DRAFT assembler is a significant contribu
tion in this area. Because each slice must be programmed independently, DRAFT
instructions are long. Adding to the complexity is segmentation and parallelism. Not
only must different operation codes be specified for each segment but subtle variations
between the operation codes of slices within a segment are also required for proper
configuration management Our assembler assists the programmer in managing this
complexity in two ways. First the programmer is presented with a series of pseudo
registers which divide the complexity into individual instructions for the functional units
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of each slice. Second, a provision is made for reconfiguration of the pseudo registers.
The programmer need only specify the length of the required segments. Using this
specification the software reconfigures the machine and accepts instructions in a format
corresponding to that configuration. A macro programming facility is also included
which allows the development of complex instructions without regard to the machine
configuration under which the macro will be invoked.
The same software reconfiguration theme runs through the debug simulator and
operating environment Memory displays and output conversions are reconfigurable
under operator control. Disassembled code output translations are configured to produce
mnemonic conversions based on the actual machine configuration.
We have built a 256 b it eight slice, prototype from off the shelf components costing
less than a total of fifteen thousand dollars. Each slice averages five million instructions
per second, giving the prototype a forty MIPS average performance when configured as
eight segments.
Several proposals for improvements have already been examined in detail for incor
poration in future versions of the machine. We have designed a long word length
hardware multiply system which will reduce extended precision multiply times to just
eight cycles. It will be described in chapter two. We have also developed a second
design which incorporates the critical circuitry for the architecture into a set of custom
VLSI devices. The reduced device count and power requirements of a VLSI implementa
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tion would enable DRAFT technology to be incorporated into a number of even larger
and more sophisticated systems. The major components of this design are presented in
chapter seven.
We now turn to a detailed survey of related research in parallel architectures, with
emphasis on those architectures on which factoring algorithms have been implemented.

1.1. Related Research
For purposes of this survey we divide the architectures presented into three
categories. Presented first are those machines which share common architectural features
with the DRAFT architecture. The second group consists of other special purpose archi
tectures with application to factoring. Finally, we describe a few of the most common
parallel machines in use today with a description of the algorithms used on those which
have been applied to factoring.
Central to the DRAFT design are: a single sequencer for common flow of control in
all processing units, a very long data word consisting of reconfigurable processing ele
ments, and a hierarchical condition code structure supporting two levels of control struc
tures withing parallel programs. The hierarchical condition code structure appears to be
unique. No architecture with a similar structures appears in the literature. Limited imple
mentations of reconfiguration have appeared on the ILLIAC[4] system which was capa
ble of 32-bit or 64-bit operation. The most widely studied of the DRAFT architectural
features is centralized control The concept of centralized control over groups of pro
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cessing elements was first used over twenty years ago in the SOLOMON[5] machine and
its successor the TLLTACIV. It has also received significant recent interest in the design
of such machines as the ELI-512[6] VLIW machine.
The SOLOMON and later the TLTIAC-TV first applied the concept of centralized
control to an architecture designed for algorithms with a high degree of inherent parallel
ism such as the manipulation of large matrices. In both systems arrays of processing ele
ments execute identical instructions in parallel. The original ILLIAC design called for
four arrays of 64 processors arranged as quadrants. The centralized control unit was a
Burroughs B-6500 computer which broadcast instructions to the processor arrays. Inter
connection between the processors was a four way nearest neighbor configuration. One
of the four arrays for the ILLIAC was actually built and operated for several years. A
later version of the common control configuration was the VAMP[7] (Vector Arithmetic
Multi-Processor) computer. In this system a linear vector of 16 processing units con
currently executed a single instruction broadcast by a common control unit Processors
operated from a shared memory, had a local accumulator, and incorporated a "screen
register” which selectively controlled execution of individual processors in the array.
All of the systems described above are more than twenty years old. The more
recent application of centralized control of separate processors is the ELI-512 very long
instruction word machine. Like VAMP, this system uses a vector of processing ele
ments, but in the ELI-512 each processor has a local instruction memory. Instead of
broadcasting a common instruction, the control unit broadcasts a common next
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instruction address. Unlike the DRAFT architecture the VLTW design assumes a fixed
processor structure. It lacks the reconfiguring capability of DRAFT and there is no data
dependent relationship between adjacent processors. The processor to data memory inter
connect structure uses a shared memory for all processors in the vector.
In contrast, this complex memory interconnect hardware is absent in the DRAFT
architecture. In DRAFT memory operations, each slice can fetch operands from its own
local data store or from the data store of its low order neighbor. Operands move across
segments and along the data word. While more restrictive than a fully interconnected sys
tem, we have found that a a judicious arrangement of parallel data structures and
appropriate segment level programming can quite adequately support a high level of
parallelism.
The next group of architectures to be surveyed are those machines built specifically
to run a particular factoring algorithm. There are currently six "good" algorithms for fac
toring: Pollardrho (Monte Carlo)[8], Pollardp —1[9], elliptic curve[10], quadratic class
group[ll], quadratic sieve[12], and continued fraction[13]
. Williams[14] has written a good recent survey paper on the subject The last two
methods are suited for parallel computation in a traditional sense; the quadratic sieve
method requires an enormous number of subtractions with a regular stride from a very
long floating point array, and the continued fraction method requires an enormous
number of divisions with a fixed set of divisors. The first four, however, are character
ized by general computations on long integers.
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These general computations have two characteristics which are significant both for
the computer architect and for the software designer. A substantial fraction of the com
putations in factoring involve long word length modular arithmetic, usually with a fixed
modulus which is either the integer N to be factored or a fixed multiple of N . In addi
tion, it is generally the case that the algorithms and programs involve number-theoretic
functions whose calculations are short
Researchers at the University of Georgia have built a machine for rapid execution of
the Moirison-Brillhart continued fraction algorithm^ 15] Called the EPOC[16], this sys
tem consists of an array of extended precision dividers which operate concurrendy. Each
reports result status (zero remainder) to a single control point The dividers attempt divi
sions by a large group of primes on the coefficients of a continued fraction expansion.
Should any of these primes divide with the remander zero this result is reported to the
control unit and the factorization is accomplished.
The third group of machines used for factoring experiments are those systems which
might be considered "conventional" supercomputers. Machines such as the CRAY, and
the MPP, have stirred considerable interest and application of late.
The most common among among this group is the CRAY-2. This third version of
the popular second generation vector processor is the successor to the earlier CRAY-1
and CRAY-XMP from Cray Research Inc. [17] The Cray design supports parallelism at a
number of levels. The CPU consists of twelve independentiy operating functional units.
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Three of these units are vectorized and all are pipelined to support a cycle time of 9.5
nano-seconds in the CRAY-XMP model. Sixteen-way interleaving supports parallelism
in main memory transfers, and four look ahead buffers, each containing up to 64 nonconsecutive program segments, supply instructions to the functional units.
Vector functional units in the CRAY provide for parallel addition, logic, and shift
ing operations on up to eight sets of operands. Operands can come from corresponding
vector registers, or a single operand from one the the scalar registers can be applied to a
vector of operands. Operands from the vector registers or any of the eight scalar registers
may also be used by the add, multiply, and reciprocate floating point units, or the add,
logic, shift, and scalar population count units. Chaining, the transfer of the output from
one functional unit to the input of another, is also possible.
First introduced in the late seventies, the CRAY-I and its successors have been
applied to a variety of computationally intensive problems. Davis and Holridge[18] ,
using a CRAY-1S at Sandia National Laboratories, are perhaps the most active in using
the CRAY for factoring. In their implementation of the quadratic sieve algorithm, they
were able to exploit the vectorization feature of the CRAY architecture to greatly speed
the generation of quadratic residues. Using this algorithm, the Sandia group was able to
factor many of the ten most wanted numbers from the Cunningham Project The longest
of theses computations required 31.9 hours.
Perhaps the most innovative of current supercomputer architectures is the MPP[19],
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or Massively Parallel Processor. This machine was built by Goodyear Aerospace for the
National Aeronautics and Space Administration and was intended for use as an image
processor for satellite data. Since its delivery in 1983 this machine has also been applied
to a number of non-image processing applications. Most interesting from a number
theoretical standpoint is Wunderlich’s[20] MPP implementation of the continued fraction
algorithm. At the heart of the MPP is group of 16,384 single bit processing elements
arranged in a 128 x 128 square array. Interconnection is four nearest neighbor with full
wrap around at all edges. Attached to each processing element is a 1024 x 1 bit memory
and 6 one bit registers. Instructions are broadcast from a central control unit for simul
taneous execution by all of the processors with a masking facility implemented to
prevent the storage of result by processors to which masking has been applied. Program
sequencing and control is accomplished by a custom 16 bit minicomputer which feeds
the instruction stream to the array unit I/O to and from the processing array moves
through a 16M-byte multidimensional buffer attached to a VAX-11/780.
The unique aspect of the MPP is its ability to processes data in any of several
"dimensions”. Processing can proceed bit serially on 16,384 operands in each processor,
or sets of operands can be arranged in any direction within single bit planes. Cycle time
for the MPP is 100 ns and performance can reach 400 million floating point or six billion
fixed point operations per second.
In Wunderlich’s MPP continued fraction algorithm the processing array is used to
perform the critical division step of quadratic residues of N over the factor base. The
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primes in the factor base are pre-loaded with the program into the control unit Residues
are generated by the VAX simultaneously with the loading and division taking place in
the processor array. Because of the need to balance the divide time in the processing
array with the time required by the VAX to generate the next 16,384 residues for optimal
efficiency, Wunderlich’s algorithm is sensitive to the limits chosen for the factor base of
primes.
We now present the details of the DRAFT architecture and its prototype implemen
tation, The Factoring Machine. We begin the discussion in chapter two with a detailed
explanation of the hardware design. Chapter three addresses programming issues and
explains the support software developed for the prototype. Chapter four lists performance
specifications and chapter five details a performance benchmark for a factoring applica
tion. hi chapter six, example algorithms which demonstrate the application of this archi
tecture to non-numeric processing are listed and analyzed A future VLSI based imple
mentation is described in chapter seven. Chapter eight lists conclusions and sets forth
some directions for further research.
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CHAPTER 2 - THE DRAFT ARCHITECTURE
1. Overview
The draft architecture is an extended word length architecture. In its prototype
implementation a 256-bit data word is constructed of eight 32-bit ALU slices. A switch
ing network is placed between each of the slices and is controlled by an 8-bit segmenta
tion control word in the micro-instruction. By setting and resetting the bits in this word
the microprogrammer can, at the microinstruction level, join one or more adjacent slices
into a single processing unit or separate them into independently operating parallel pro
cessors. Thus the machine is horizontally reconfigurable along its word length into any
combination of processing elements which can be constructed by joining adjacent slices.
Possibilities range from a single 256-bit processor to eight 32-bit processors. We call
processing elements constructed in this manner segments. The underlying 32-bit building
blocks are called slices. Figure one is a block diagram of this arrangement

q »t *

a n km m i » * r
mm 1
| 0*™ mm

Figure 1: Draft Architecture Block Diagram
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The ALU slices, and hence the segments configured from the slices, are indepen
dently programmable in that each has it own independently executing operation code.
Figure 2 shows major components of each slice. These include a control RAM in which
slice level instruction codes are stored, an instruction pipeline for overlap of instruction
fetch and execute operations, a 32-bit ALU built from VLSI bit-slice devices (AMD
2903 chips are used in the prototype), a 32 bit slice of the 64K x 256 bit data ram, a local
condition code register and associated condition masking circuitry, and the switching cir
cuitry for connecting and disconnecting the cany, shift, and other control signals neces
sary for constructing segments. The local control and data RAMs provide each segment
with an instruction and data stream separate from those of other segments in a given
configuration. When combined into a segment, the control RAMs of each slice are sim
ply programmed with the same instruction. Condition codes, including a specially gen
erated zero status bit, are copied from the high order slice, and the data RAMs of adja
cent slices combine into higher- and lower-order 32-bit pieces of a segment’s data word.
Eight copies of these slice modules were built and included in The Factoring Machine
prototype. Two other components, built on separate modules, are shared by each of the
eight slices: the program sequencer, and the carry look ahead control.
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Figure 2: M ajor Components of ALU Slice
The control RAM of each segment holds the operation code executed by that slice
in a given instruction. The address from which the instruction is fetched is common to all
slices. The result is an instruction word, shown in figure three, which is a combination of
eight slice level instructions preceded by common sequencing and segmentation direc
tives. This field at the beginning of the instruction word directs the flow of control fol
lowed by all segments. When conditional branching decisions are required, a program
directed combination of the local condition codes from each slice is generated and used.
Programs written for the DRAFT machine are therefore “ sequential” in that a single
control structure determines flow of control, and “ parallel” in that parallel operations are
executed within this control structure.. It is obvious that in order for the machine to be
useful a secondary mechanism must be provided for control of parallelism within the
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global control structure. To solve this problem a hierarchical mechanism of condition
codes has been implemented.

;OUE>CEwTsEt»C»IT>Tll»lHHU 7 j*LU 6 l«LU S IW-U 4 l « m 3 l«LU 2 |«LU 1 l«LU »~1

Figure 3: Instruction Word Format
Consider a simple programming problem. A DO WHILE(not zero) loop is to be
executed while an index is decremented to zero in each of eight segments. It is unlikely
that all of the segments would reach the zero condition in the same instruction. Yet all
segments must remain within the loop until the global condition, all segments zero, is
satisfied. As each slice reaches the zero condition its corresponding local condition code
register is set to true. Coded within the loop are special instructions called “conditional
analogs.” One such analog exists for each of the instructions in the instruction set of the
slices. Sc long as the local condition code is false, conditional analogs execute identically
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to the corresponding unconditional instruction. Once the local condition code register is
set to one, conditional analog instructions revert to no operation (NOP) instructions.
Therefore, in the WHILE loop described above, each of the segments would execute
until the local operand becomes zero and the local condition code becomes true. At this
point the segment essentially drops out of computations done in subsequent passes. When
the final segment reaches zero the global condition is satisfied, the sequencer branches,
and the loop is exited. A coded example of a segment level 1F-THEN-ELSE structure is
listed in chapter three. Similar implementations can provide for segment level FOR and
REPEAT loops, and CASE structures.
With control structures supported at both the segment and sequencer levels, a
powerful hierarchical condition code structure emerges. The importance of this feature to
the architecture cannot be understated. The parallelism of the DRAFT architecture is
internal parallelism, within the control structure of a single program. It would seem pos
sible to map the control structures of two or more independent programs into the condi
tion hierarchy. While this possibility has yet to be explored, it is highly unlikely that
such mappings can be done with any efficiency.
In the sections to follow, we describe in detail the major hardware components of
the DRAFT architecture. First, we describe the host processor environment in section
2.1. Section 2.2 outlines the operation of the microprogram sequencer including com
ponents for pipeline clocking, condition code multiplexing, sequencing, data RAM page
addressing, and segmentation control. Section 2.3 is a discussion of the slice arithmetic
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and logic unit design. Included in the section are components for operand selection, local
status generation, segmented shift and write enable control, and local DATA memory
address resolution. A unique, reconfigurable carry look ahead system is discussed in sec
tion 2.4. A reconfigurable base 232 hardware multiply circuit completes the hardware
presentation in section 2.5.

2.1. Host Processor
As a special purpose processor, The Factoring Machine (TFM) is not intended to
perform systems level functions such as file management, resource allocation, or even to
support the software utilities which provide access to the machine. To attempt to imple
ment such operations on TFM would be inefficient and a waste of research resources.
Such functions can be provided quite adequately by existing software running on a host
or gateway machine. This initial design criterion of simplicity and extensive use of avail
able tools characterizes the entire host processor design. For the host operating system,
UNIX was chosen. In the early design stages a VAX system with UNIBUS interface was
chosen as the host processor. Later our decision was changed to a Q-BUS based PDP11/23 which was donated to the project by Digital Equipment Corporation.
Given the host processor and bus selections, the next decision was the physical
interface between TFM and the host processor. A shared memory between TFM and the
host would provide optimal performance. But this approach presented several
difficulties. First, the wide variation in the speeds of two processors would force an arbi
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tration network which controlled simultaneous access to be dominated by accesses by the
much slower host processor. Second, by its very nature, the complexity of such a circuit
would be contrary to the simplicity constraint to which the host system design is bound.
The goal of this research has been to analyze the performance of a new architecture, not
to re-invent the multi-ported memory. The design we chose treats the DRAFT machine
as a device attached to the bus of the host processor. The interface is not unlike that of a
pair of fast disk controllers, one transferring blocks of data into and out of TFM’s control
store, the other for data store transfers in each direction. We reserved three blocks of
addresses in the I/O page of the host for this function. As shown in figure four, the first
of these blocks provides for addressing and machine control. The second is a 252-bit
window into the control memory at the address specified by the CSA register of block
one. The third block is a window into the data RAM of TFM.
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Figure 4: Host Interface
For reasons of system integrity we do not allow applications programs or utilities to
directly access the interface hardware. We have built device drivers into the host UNIX
system for this function. To the programmer, TFM appears as a device accessed by a
series of IOCTL system calls. To provide an even simpler mechanism for access to
TFM, we provide a standard include file which contains routines to support common
draft operations. Routines such as set address, read/write buffer, start, stop, and wait pro
vide access which is less cryptic than the function numbers in IOCTL. System documen
tation^!] provide a complete details of the host system interface and UNIX
modifications.
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2 2 . Sequencer
This component of TFM generates the next instruction address. The sequencer also
provides for a variety of global control functions, including machine control and host
system interfacing, segmentation, clocking, data RAM page addressing, and global con
dition code multiplexing. The first 28 bits of the DRAFT instruction are dedicated to the
sequencer. These fields are shown in figure three.

22.1. Clocking and Pipeline Organization
In traditional architectures the duration of the master clock cycle is constant This
means that the performance of such machines is limited by the delay required for the
longest instruction. All instructions, no matter how long they actually take, must use this
longest of the cycle times. The actual propagation delays vary and can be functions of the
word length for some instructions.
Since the word length of DRAFT machine segments is constantly changing, such a
fixed length clocking system is inappropriate. Variations between cycle length require
ments of instructions are also especially pronounced in long word length architectures. In
the design of TFM a system we allow variation in cycle length based on the actual mix of
operations being executed. The first three bits of the micro-instruction word establish the
length of the instruction cycle in increments of 30 nano-seconds ranging from 90 to 300
nano-seconds. An optimization phase of our micro-assembler calculates the required
cycle length and sets this field automatically.
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The instruction cycles described above are ALU instruction cycles. Sequencer
operations execute in parallel, separated by a pipeline register into which the next
instruction is pre-fetehed. Clocked with the pipeline register at the end of each cycle is
the global condition code. The arrangement of the pipeline is diagramed in figure five.
Sequencer cycles on the pre-fetch side of the pipeline begin with the sequencer examin
ing instruction and condition code inputs. The next instruction address is generated and
the contents of control memory fetched. Pipeline registers placed at the output of the con
trol RAM latch this instruction at the end of the cycle. Concurrently, on the ALU side of
the pipeline, the current instruction is executing. Status outputs from each segment are
combined during this cycle to generate the global condition code. This output is latched
with the pipeline and does not become input to the sequencer until the next cycle. Thus,
conditional branching based on status outputs from a ALU instruction is done on the fol
lowing cycle. When the machine is halted, the pipeline registers also function as the
interface register to the host system for the current control RAM location. This presents
a problem since changes in the control RAM address from the host must now update the
pipeline registers without allowing the current pipeline instruction to be executed. To
implement this feature, the master clock is separated into two clock signals identical in
duty cycle and period. The first, referred to as MCLK, handles all clocking on the pre
fetch side of the pipeline. The second, called ALUCLK, clocks the execute phase on the
ALU side. These clocks run simultaneously except during a host update of the control
RAM address. Such updates force the sequencer into a single step operation of
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unconditional jump. The jump address is gated directly from the control address interface
register. During this cycle the clock generator circuit outputs MCLK only. Thus a pre
fetch executes to update die pipeline. No results are latched on the ALU side since no
transition of ALUCLK has occurred.

IN!WUCTION p i >*ELINE REG1 5TER

■sr"*-

-ss”- -sr- -sr*

- s r 01 _er"*- -e r *

- e r 1- _e™

Figure 5: Instruction Pipeline

2.2.2. Instruction Sequencing
The instruction sequencer is an Advanced Micro Devices 2910A Microprogram
Controller. This controller chip provides 16 instructions for condition testing and
branching, a counter register for loop control, and a 9-level stack for subroutine link
age. TFM’s sequencer operation code is a 6-bit field formed from the 4-bit 2910A
instruction input (SI0-SI3), a condition enable bit (CCEN), and a global condition
combination (GCC) b it The CCEN bit distinguishes between the unconditional (CCEN =
0) and conditional (CCEN = 1) analogs of the 16 2910A operations. The GCC bit
defines the logical operation (AND/OR) used to combine the local condition codes
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from each segment to generate die condition code input to the 2910A. A GCC bit set to
one (AND) means that all the segments must return a logic 1 from their condition code
outputs in order for the global condition to be true. A GCC value of zero yields a glo
bal condition true if any of the segments produces a local condition that is true, hi com
bination with the CCEN input, this system generates three analogs to each 2910A
operation that tests the external condition input to the 2910A.
For example, the JSB (jump to subroutine) sequencer operation has the following
analogs.

GCC = X

CCEN = 0

JSB

unconditional JSB

GCC= 1

CCEN = 1

JSBAND

conditional JSB all

GCC = 0

CCEN = 1

JSBOR

conditional JSB any

Table 1 - Sample Conditional Transfer Opcodes
In the sequencer mnemonics listed in Table 1, the mnemonics for the conditional
operations are formed by adding AND or OR to the end of the corresponding mnemonics
for the unconditional operations.

2.2.3. Data RAM Page Addressing
The branch address field of the sequencer micro-instruction word serves a dual
function. For all sequencer instructions except EX (continue sequentially to next instruc
tion) it contains the address to which a branch or conditional branch is to be taken. For
EX no such branch address is needed and the field is redefined to contain a data RAM
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page address operand. In all instructions except EX this field is latched into the pipeline
register along with the other bits of the control word. During EX instructions this field is
instead latched into the data RAM page register. This system has several side effects.
First, it is not possible to change the current data RAM page while the sequencer is exe
cuting a branch or conditional branch. This is a programming inconvenience necessary
to reduce the control word length but it does not cause a major restriction on the architec
ture. Second, data RAM page addresses stay in force (latched into the data page register)
until explicitly changed by an assembler directive. While the second effect is the appear
ance given to the micro-programmer, in fact the data page register is being updated, with
the same value, during every EX.
We have implemented data address arithmetic by inserting a twelve bit twoscomplement adder between the control store and the data page address register. The
inputs to this adder are the control memory output containing an address constant and the
output of the data page register bitwise ANDed with the global condition combination bit
(GCC). Like the branch address/data page address field, the GCC is used only in branch
ing operations and is free for reassignment during sequentially executing instructions.
This secondary function of the GCC is to control the operands of address arithmetic cal
culations. By ANDing this bit with each of the register’s input bits to the adder it gen
erates either a zero or the current register contents as the adder input When set, die adder
ouq>ut is the sum of the the instruction operand and the current register contents: an
address offset operation. When zero, the adder passes the instruction operand unchanged
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and the data page address is loaded with an address constant For operations in which the
data page register is to be left unchanged, die instruction operand is programmed to zero
and the control bit for the register operand is set Thus the adder outputs die current
register contents which is relatched with no change.

2.2.4. Global Condition Multiplexing
The hierarchical condition code structure of the DRAFT architecture starts with the
status outputs of each o f the slices and builds a single binary condition code used by the
sequencer for global branching decisions. At the local level a selection mechanism
directs one of the four ALU status outputs, its inverse, the current local condition code or
a logic true or false to the slice-level status output Because of segmentation, the slice
level condition code is not necessarily the actual condition code for that slice. The actual
condition code is the status output of the high order slice, since it is here that such condi
tions as cany out, overflow, and sign have meaning. For zero status, a mechanism in the
local condition code provides that the high order zero status will be valid for the entire
segment The first function of the global multiplexer is to input these slice-level condi
tion codes and generate from the current segmentation a second word of slice-level con
dition codes. For each segment the high order status bit replaces the status output for all
lower order slices in that segment The condition code word is returned to the slices and
latched into the local condition code registers of each. Two combinations of the condi
tion code word are also generated: the logical AND and logical OR. The global condition
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combination bit of the sequencer instruction word then selects one of these two combina
tions as the input into the global condition code register. Note that this condition is not
made immediately available to the sequencer. Pipelining requires that all inputs to the
sequencer, including the condition code, be available at the beginning of the cycle. Thus
a condition code generated by a given ALU operation may not be used by the sequencer
field of the same instruction. Conditional branching based on that result must be delayed
until the sequencer field of the next instruction.

2 3 . Segmentation Control
The final seven bits of the sequencer instruction are the segmentation control word.
Each bit of this word controls the switching circuitry to connect the corresponding slice
with its low order neighbor. Zero bits locate low order slices, and the slice immediately
adjacent (in the low order direction) is defined as high order. In the DRAFT architecture
design eight bits are required for this field and there is no restriction on how the slices
can be combined. Slice zero can be connected to slice seven. The only constraint is that
at least one bit of the segmentation word must zero. In the actual circuitry of TFM,
access to only seven of the eight bits is provided in the control word. Bit zero is hard
wired to logic zero. To include bit zero would have resulted in a sequencer instruction
length of twenty nine bits. Unfortunately twenty nine bits do not fit conveniently into a
set of four bit ram chips. Twenty eight is a better number. We chose to eliminate bit zero
of the segmentation control word. The segmentation word output by the sequencer to the
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slices is still eight bits and includes bit zero in its hard wired state. This allows for a
design of identical slice processor modules. They are interchangeable with no assumption
made as to relative position in the 256 bit word of TFM.

2.4. ALU Slices
The components of the ALU slices fall into three groups. The first group includes
the ALU, the control memory that supplies the instruction stream for the slice, and the
data memory and operand select circuitry for the slice. The second group is the local con
dition multiplexing circuitry. The third group, which is most unique to TFM, is the
switching circuitry which controls the connection of control lines for shift, zero status,
and write control. Noticeably absent is cany switching for reconfiguration. This function
is provided by a single carry look ahead unit used by all of the slices.

2.4.L Arithmetic and Logic
The arithmetic and logic units are VLSI bit slice devices, specifically the AMD
2903A[22,23] four bit slice. These chips offer a full set of standard arithmetic, logic and
shift/rotate functions as well as a set of “ special instructions” used to support complex
multi-step operations such as multiplication and division. A register file of 16 general
purpose registers is provided on the chip with external write control. TFM’s ALU
instruction set, listed in Appendix A, is based on these functions, combined with bits for
low order carry input control and conditional execution. The column on the left is the
unconditional version of each instruction. The right hand column is the corresponding
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conditional analog. Hie remaining bits of the slice instruction word are dedicated to
operand selection and status masking.
The Factoring Machine has a two-address architecture. Each of the operands is
selected by a pair of five-bit fields immediately following the ALU operation code. In
each field, one bit selects the source of the operand, either one of sixteen locations in the
current page of data memory or one of the sixteen on-chip 2903 registers. The remaining
four bits is the operand address. For the source operand field, two other inputs are
allowed. One is the Q register, an on chip accumulator used by the 2903 in several spe
cial function instructions. The second is any of sixteen locations in the data page of the
low order adjacent slice. Table 2 summarizes the operand selection options.

rO - rl5

sixteen general purpose registers

dO- dl5

sixteen locations in current page of data memory

dlO - dll5

sixteen locations in data memory of low order neighbor

Q

2903 multiply accumulator

Table 2 - Operand Selection Options
The DL registers are the mechanism by which TFM slices exchange data. They pro
vide a fast 32-bit shift for normalization and other horizontal data movement operations.
Except for the restriction on the use of DL as a read only, source operand, address
management requires that the neighboring slice must be using only register or DL
operands in the current instruction. The Q register is also read only. This is because of
the structure of the shift circuitry on the 2903. There are two shifters, the F shifter which
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outputs to the result operand, and the Q shifter which outputs to the Q register. Thus,
writing to the Q register is a shifter operation with direct writes of the ALU output possi
ble as well as double register shift operations which concatenate the ALU output with the
current Q register contents. Shifter operation codes are listed in Appendix B.

2.4.2. Status Multiplexing
Status outputs for the 2903 generate zero, sign, carry, and two’s complement
overflow status for relevant operations. The local status multiplexer for each slice selects
from these signals a single bit of slice-level status output A four-bit field in the slice
operation code supports this function as outlined in Appendix C. Each of the status out
puts or its inverse can be selected in this field. Also available is the OR combination of
the zero and sign bits used to generate a greater-than' signal for a test-by-subtracdon
operation.
The remaining status bits are unique to the DRAFT architecture. The NONE
operand indicates that there is to be no change to the condition code. Thus the current
value of the condition code becomes the status output and is simply ie-latched. The NOT
condition is the same with the exception that the inverse of the current condition code is
latched. TRUE and FALSE force the local condition code to the corresponding truth
value. This is required to support the AND/OR combination mechanism for generating
the global condition. If an AND combination is to be generated and the current slice is
not to be considered a condition code of TRUE is generated. Conversely to exclude the
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current slice from consideration in an OR combination a local condition of FALSE is
generated.

2.43 . Special Handling of Zero Status
In the discussion of the global condition multiplexer it was stated that the generation
of the local condition code word from the local status word involved the propagation of
the the high order slice status output to all other slices in the segment Cany, overflow,
and sign, status have no meaning at the output of an intermediate slice. This is not the
case for zero status. Adding to the complexity of the problem is the special use of the
zero status line by the 2903A during special functions such as division and normaliza
tion. During such operations the zero status line communicates values in some cases
from the low-order bit upwards and in others from high-order down. During such opera
tions, the remaining zero status lines become inputs. In The Factoring Machine we have
extended the zero status line for each slice along the backplane to form an eight bit bus
connecting all slices. Depending on the current instruction, the slices operate in one of
three modes. For standard functions, the local zero status is exported to the bus line
corresponding to the high-order slice. This bit therefore becomes the valid zero status for
all slices in the segment For special functions requiring low-order input the zero status
is imported from the bus bit corresponding to the low-order slice. Similarly, special
functions that require high-order input, import the zero status of the high-order slice in
the current segment This arrangement guarantees that the status output from the high

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

33

slice will be the actual status for the entire segment

2.4.4. Shift Multiplexer
A similar problem relates to the appropriate connection of shift lines for each of two
2903A shifter circuits. For the intermediate slices of a segment, we simply connect the
shift in of the high order slice to the shift out of the low order neighbor. More difficult are
the connections for the slices at the ends of a segment For shifts these inputs must be
forced to zero. For rotates these bi-directional lines must be connected to die low and
high-order slices of the current segment, respectively. Like the zero lines, each shift line
is extended along an eight bit bus connecting all slices. Depending on the shift direction,
each slice imports the shift bus bit of the opposing slice in the segment, or it exports the
shift output on to its corresponding shift bus b it Any combination of connections in
either direction is therefore possible. Two identical copies of this circuit are designed
into the prototype, one handling the Q shifter, the other the F shifter.

2.4.5. Write Enable Multiplexer
Not all ALU operations store results. A control line, write enable, makes this deter
mination. For the AM2903 and thus for TFM, write enable is always generated at the
low-order slice of a segment The intermediate and high order slices must use this line as
the write enable control. Once again the write enable lines of each slice are extended to
an eight bit bus connecting all slices. For a given configuration all low order slices export
write enable control to the corresponding bus b it Other slices import write enable from
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the bus bit of the low order slice.

2.4.6. Resolving Data Memory Addresses
The sixteen-bit data memory address of TFM can address up to 64K locations in the
256-bit data store formed by the eight 32-bit slice memories. O f these sixteen bits, twelve
are generated globally by the sequencer and form a common data page address shared by
all slices. The slices are free to access any of the sixteen locations within the current data
page, using the four-bit operand field of the ALU operation code. In addition to the two
operand fields, there are two other sources for these lower four address bits in each of the
slice memories. If the high order neighbor is accessing a DL location, the operand
address must correspondingly come from that slice. When halted, the host system inter
face supplies a common lower four bit address to all slices.
The selection circuitry for each of the four bits is relatively simple. A one-of-four
selection is made by the OR combination of the STOP (machine halted) control line and
each of the operand select bits of the instruction operand. Halting forces both bits to one,
selecting the interface address. Register-to-register operations bring both select bits to
zero selecting the high order neighbor address. Since memory-to-memory operations are
restricted the remaining two selections are simply the operand A or operand B selections.

2.5. Carry Look Ahead
Conventional cany look ahead circuits for long word length machines are generally
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tree structured because of limitations on the number of bits per standard look ahead dev
ice. Because TFM is constantly reconfiguring, we abandoned this approach early in the
design because the switching required to constantly rebuild look ahead trees was too
complex.
The cany generator for the DRAFT architecture takes a different view of the cany
look ahead problem. Consider two strings of bits. The first string contains the propagate
signals for all bits that are low-order with respect to the location for which cany-in is to
be generated. The second string contains the inverse of the generate signals for the same
bits. Appended to the end of the generate string is the low-order cany-in for the current
segment The problem of generating the carxy-in for bit n is now reduced to the problem
of determining which string of bits, the propagates or the generates, contains the first zero
b it In TFM this circuit is implemented by a pair of encoders, one for the propagate
string, the other for the generate string. The output of these encoders is a three bit number
corresponding to the location of the first zero b it A comparator inputs the locations and
the greater-than output of the comparator becomes the look ahead carry-in. The main
advantage of this approach is that segmentation can be supported by simply ANDing the
corresponding segmentation bit with the propagate bit for that slice. Thus, a low-order
segment automatically generates a propagate of zero and therefore stops the string search
at the low-order carry-in. The bits of the generate string are selected such that the unused
generate bits of high order slices become the carry in signal for the neighboring segment
One such carry generator is implemented in The Factoring Machine for each of the
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slices. The circuitry for each slice is identical. The inputs at each slice position are
rotated such the the appropriate strings are tested relative to the slice position.

2.6. A Long Word Length Hardware Multiplier
At word lengths of 256 bits, it not feasable to build a full parallel hardware multi
plier. The best commercial multiplier chips currently available are limited to 32 bits.
Thus, long word length multiplies must proceed in software. In TFM multiplies are bit
serial and require N cycles per N bit multiply.
We have designed a hardware multiply circuit which would reduce this time to no
more that eight cycles for a full 256x256 bit multiply. This multiplier consists of a series
of 32-bit slice multipliers attached to a 32-bit shift/accumulate network. Multiplication is
digit-serial in base 232. Each cycle multiplies one digit in the multiplier in parallel with
all digits in the multiplicand. The resulting partial product is accumulated with the 32-bit
shifted contents of an accumulator register. The cycle is repeated for each digit (32 bits)
of the multiplier. Thus in eight cycles, each performing eight 32-bit parallel multiplies, a
512 bit result is generated in the accumulator.
With two modifications of this circuit we can also provide for reconfiguration.
First, at the digit multiplier inputs, a switching system allows for the the broadcast of
multiplier digits in segments instead of a single digit to all slice multipliers. Second, the
shift accumulator network at the output implements a “ two track” shift register system.
The first track is the partial product accumulating register. The second holds low order
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digits as they shift out of the partial product At segment boundrys, a switch is made from
the accumulate track to the to the non-accumuiate track. As multiplication proceeds, the
low order halves of result products shift into the non-accumulating track. High order
halves are calculated in the accumulating track. Since the number of steps in this calcu
lation depends on the length of the segments, it is assumed (but not required) that all seg
ments are of equal length. If unequal segment lengths are to be mixed, then products for
shorter segments must be removed from the shift/accumulate network as soon as com
pleted. If not removed, errors will occur from over accumulation as well as overrun of
digits in the non-accumulating register.
Because of cost and timing constraints, we have not incorporated this circuit into
the design of the TFM. We have instead specified VLSI versions of the input switching
and the shift/accumulate network for inclusion in future implementations. The potential
factor of 32 improvement for multiply time in a machine designed for number theoretical
computations makes such inclusion essential.
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CHAPTER 3: PARALLEL MICROPROGRAMMING TOOLS
3. Overview
As a special function processor, The Factoring Machine (TFM) has no operating
system in the traditional sense. Normal operating system functions such as I/O, device
mangement, and scheduling, are handled by the host machine. An interactive operating
environment is provided, but it too runs on the host system. Program development tools
are designed for use on a remote host with network links used to down-load executable
modules via a network link. Currently implemented program development tools include
a micro-cross-assembler with macro processing capabilities, debug simulator, and
interactive operator interface.
Research into the design and implementation of high level languages for the
DRAFT architecture has begun only recently and was not included in research for this
dissertation. However, many of the issues regarding control of parallelism in a
reconfiguring environment must be addressed by any language implementation. The
DRAFT micro-assembler takes a significant step in addressing this problem.

3.1. The DRAFT micro-assembler
Taken together, the control words of the sequencer, segmentation control, and each
of the eight slices form a 252-bit microinstruction. This is long, even by microprogram
ming standards. A conventional approach to implementing a microassembler would

38
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make the microprogramming task unmanageable and leave far too much to the responsi
bility of the rnicroprogrammer. The design chosen for the DRAFT microassembler
builds instruction words in pieces by presenting to the programmer a series of pseudo
registers. Each pseudo register corresponds to a particular field of the control word. The
length of each pseudo register changes based on the reconfiguration structure of the
current instruction. There are six such pseudo registers in the DRAFT microassembler:
SEG

The SEG mentation pseudo register sets the segmentation field of the next and
all subsequent instructions until the next SEG instruction is encountered.
SEG register values determine the number of parallel segments, and thus the
number of parallel instructions and the lengths (number of operands required)
of most of the other pseudo registers.

OP

This register holds the operation to take place in each of die segments esta
blished by the SEG register. The DRAFT machine is a two-address architec
ture. Allowable operands in any segment include: (rO -r IS) 16 general pur
pose registers, (dO-d 15) 16 data RAM locations on the current page of data
memory, or (dl O-dl 15) 16 data RAM locations in the current page held in the
data memory of the low-order adjacent slice. The dl operands provide a fast
mechanism for data transfers along the word length of the machine.

SHIFT

The SHIFT pseudo register holds the operation codes for the ALU shifters of
each segment Because of the architecture of the slice components, the
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SHIFT operations also control the writing of results into the destination loca
tion (operand 1 of the OP statement). SHIFT selections can direct results to
the Q register. They can generate single or double shifted (with the Q results)
results. SHIFT operations can also prevent the writing of any results.
COND

The condition masks for selecting the status output of each segment are pro
grammed using this register.

PAGE

Regardless of the segmentation, the contents of the PAGE pseudo register are
used by all slices as the high-order 12 address bits of the data RAM. The
lower 4 address bits are specified by the operands of the OP statements. This
arrangement divides the 64K data RAM of the DRAFT machine into 4096
pages of 16 words. Each slice can independently address operands within the
page, but all slices share in common the current page. This arrangement is a
convenience, allowing reduction of the control word length of the prototype
machine, but is not required by the DRAFT architecture. Operands of the
PAGE pseudo register can be constants or labels and can be signed or
unsigned. Unsigned values are loaded directly into the page register on exe
cution. Signed values are treated as offsets and are added to the current page
register setting.
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|

The vertical stroke separates the sequencer instruction, usually listed to the
right, from the list of pseudo register instructions. Upon encountering a
sequencer instruction, the assembler examines all pseudo registers and gen
erates a completed control word in the object file.
DRAFT microinstructions are thus built over several lines of microassembler source

code, each line setting a pseudo register. The instruction is considered complete when a
sequencer instruction is listed to the right. For example, a simple instruction to add r 1 to
rO in each of two 128-bit segments would be as follows.
SEG
OP
COND
PAGE

128
add rO ,rl
zero
scratch

128
add r Of l
none
\ ex

Note that not all instructions need have all pseudo registers specified. In this example,
since no shifting of the output result was required, no SHIFT pseudo register setting was
included. The assembler, in generating this instruction, used a default setting:
SHIFT

nopf

nopf

The / suffix refers to the / shifter. While in this example both segments executed add
instructions, the contents of the OP (or any other) pseudo register may differ from one
slice to the next This was the case for the COND register. Only the condition code of
the left segment was changed. The none operand of the right segment leaves its condi
tion code unchanged.
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The following describes details of the cunent version of the micro-assembler. Since
it is often the case that DRAFT microprograms contain blocks of code repeated over
several segments, a macro facility has also been added. This pre-processor substitutes
blocks of code written in single segments in the format below over all of the segments of
the machine configuration when the macro is invoked.

3.1.1. Segmentation register, the SEG statement
DRAFT machine segments are built by combining 32-bit ALU slices designated
by bits set in the segmentation control word of the control register. A bit set to 1 con
nects two adjacent slices, a 0 means the slices are not connected. In the DRAFT micro
assembler format the SEG statement controls the contents of the segmentation register

SEG

w l [w2 [w3 [w4 [w5 [w6 [w7 [w8]]]]]]]]

Wn = width of segment n
For example,
SEG

64 32 32 128

SEG
SEG

64 64 64 64
256

is four segments of lengths
64,3232, and 128 bits,'
is four 64-bit ALUs,
is one 256-bit machine.

The OP, SHIFT, and COND statements described below must contain exactly one
operation code or mask for each segment Therefore, the number of operands in the
SEG statement determines the number of operands in later occurrences of these other
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statements. Obvious restrictions on the SEG statement are that segment lengths must be
multiples of 32 and the total of the lengths of the segments cannot exceed 256.

3.1.2. The DATAPAGE statement
The ALU instruction word for each slice contains two 4-bit fields that select
operand addresses for the ALU. These fields may specify either an ALU register (R0R15) or a location within a 16-word page of data primary memory (D0-D15 or DLODL15). If a data memory address is specified, each of the slices provides a 4-bit address
generated from these fields. The high-order 12-bit field of the data RAM address is
shared by all segments and is taken from the data RAM page register. The DATAPAG
statement (abbreviated to seven characters) sets the PAGE pseudo register either to a
constant or adds an offest to the current contents as follows.

DATAPAG

[+/-](12 bit address constant)

as in
DATAPAG
DATAPAG
DATAPAG

IEOH,
TABLE 1,
+10.

In the first two examples the data page register is set to a constant, the first specified
directly and the second symbolically. The third example shows an address offset opera
tion adding decimal ten to the current contents of the datapage register.
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For all micro-sequencer instructions that can cause a transfer of control (all except
EX), the same 12-bit hardware field contains a direct branch address operand for
micro-program transfers of control. The micro-assembler loads the contents of the field
from the address operand of the sequencer instruction. The contents of the data RAM
page pseudo-register is ignored. The micro-programmer may not combine in a single
instruction a microprogram transfer of control with an attempt to set the datapage regis
ter. Because the data RAM page register is also a physical register in the machine,
micro-program transfers leave the previous setting of this register unchanged. Opera
tions within a previously established data page can execute concurrently with transfers of
control.

3.1.3. ALU operation register, the OP statement
For each of the ALU segments, an operation code and two ALU operands must be
specified in the ALU OP pseudo register. The ALUs operate as two processors which
store the result at the operand A address. A single ALU instruction specification takes
the following form.
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OPCODE

Operand A,Operand B

For example we might have the following:
ADD
SUB
MOV

R1R2
R2.D14
ROJDLO

(add rl and r2, result in R l),
(add r2 and dl4, result in r2),
(transfer low order slice dO to RO).

The number of ALU instructions specified in an OP statement depends on the
number of segments, as dictated in the preceding SEG statement The complete OP
statement consists of the keyword OP followed by one ALU operation code and operand
pair per segment

OP

II [12 [13 [14 [15 [16 [17 [18]]]]]]]]

where
In = ALU operation code
as in
OP
OP

ADD R1R2
TESTR1R2

SUB R2R1
ADD R1,R3

ZEROR2
ADD R1,R4

CMQVR1,R5

Settings for the OP pseudo register do not persist longer than one micro
instruction. Once used to generate an instruction, the assembler automatically sets the
register to NOP for all segments.
Before applying an operation in a micro-instruction, each ALU tests its conditional
operation bit in its local control word. If this bit is set, the operation is carried out only if
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the local condition code bit indicates that the last operation that latched the local condi
tion code bit produced a false result The mnemonics for conditional execution are
formed from those in appendix A by appending a C to the beginning of the mnemonic, as
in CADD or CNAND.

3.1.4. Shifter operation register, the SHIFT statement
Before being written into the operand A location, ALU results pass through a
shifter circuit that allows single- and double-length shifts of the result before it is writ
ten. Both arithmetic and logical shifts are allowed. Double length shifts are achieved by
concatenating die result with the current contents of the Q register of the ALU.
SHIFT statements take the format;

SHIFT

SI [S2 [S3 [S4 [S5 [S6 [S7 [S8]]]]]]]]

Sn = shifter operation code for segment n.
For example, we could have
SHIFT
SHIFT

SLA
DLL

SLA
SLL

NOP
DLL

DLL

(three segments),
(four segments).

Not all ALU operations can be combined with shifter operations in a single micro
instruction. The extended instruction set of the 2903 has built-in shifter operations;
these override any micro-program settings. Like the ALU operation, the SHIFT pseudo
register setting lasts for only a single instruction after which it returns to its default set
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ting of NOP.

3.1.5. Local condition codes, the COND statement
Each ALU slice has a local condition bit that is set to true or false by a mask and
test operation on the four ALU status outputs - zero, cany, sign, and overflow. The
COND statment controls the latching of ALU status for each slice and sets the mask for
the ALU status outputs. The COND statment specifies a condition keyword for each
segment as follows:

COND

C l [C2 [C3 [C4 [C5 [C6 [C7 [C8]]]]]]]]

Cn = condition keyword for segment n
The valid condition keywords are shown in appendix C.
We could have
COND
COND

POSITIVE
POSITIVE
ZERO
ZERO________NONE________CARRY

The NONE condition, the default for the COND pseudo-register, is a no-latch operation
that leaves the local condition code unchanged for that segment Micro-instructions for
which no COND statment are specified to have no effect on the local condition codes.

3.1.6. Sequencer instruction fields
In the two-column format of the DRAFT micro-assembler, pseudo-register state
ments are listed down the left side of the page. None of these statements actually
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generates a control word. They specify how certain fields of the next control word are
to be completed. Generating a control word requires that a micro- sequencer instruc
tion be specified on the right side of the page. These instructions are specified in a
three-field format familiar to any assembly language programmer

|

[label]

opcode

[address operand]

As in these examples:
|
|
I

LOOP

EX
JSB
JPAND

ABC
LOOP

3.1.7. Comments
The line scanner terminates when it encounters a semicolon in the input line. If
room permits, documentation can be added to the right of each statement, or com
plete lines of documentation may be added by entering a leading semicolon.

3.L8. A Programming Example
In this example, the machine is segmented into two 128-bit machines each with
two values stored in R l and R2. The program segment examines the values and
arranges them such that the smaller of the values ends up in R l. The following is the
assembler listing.
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2 ; select the larger ofrl,r2
3 ; place the larger in r2
4;
128
5 SEG
128
sub r2,rl
sub r2,rl
6 OP
7 COND
pos
pos
nopx
8 SHIFT
nopx
9;
Cmov r3,r2 Cmov r3,r2
10 OP
11 COND none
none
12;
Cmov r2,rl
13 OP
Cmov r2jrl
none
14 COND none
15;
16 OP
Cmov rl,r3
Cmov rl,r3
none
17COND none
19;
20

000/ ex

0011 jpand done

002 f ex

003/ ex
004/ done ex

In the example, statement 5 sets the value of the segmentation pseudo-register such
that two 128-bit machines are formed from the 256-bit word. This statement generates
a bit string in the segmentation control word of the micro-instruction such that slices 0,
1, 2, and 3 are combined into one segment and slices 4, 5, 6, and 7 form the second.
This value for the segmentation control word is automatically included in all micro
instructions until a new SEG statement is encountered in the source listing. The number
of operands in the SEG statement also determines the number of operands in later OP
and COND statements.
Statement 6 assigns operation codes to each of the ALU segments. In this case a
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subtract operation is done in both segments. For purposes of this test, no results will be
stored. However storage of operands is not controlled in the OP field but in the SHIFT.
All ALU operations generate status outputs, but not every statement is allowed to
change the local condition code register. The COND statement selects a particular
condition output from the ALU segment and causes that condition to be latched into
the local condition code. This condition remains in effect until the next statement gen
erated with a COND statement included. In statement 7 the condition positive
(R2>R1) is latched into the local condition code of each statement
Statement 8 directs the shifter operation. Li this case no actual shifting is done, but
the shifter is directed not to store the result in the operand register. There are three ver
sions of this non-shifting NOP directive: NOPF stores the f shifter results in the operand
register, NOPQ stores the shifter output in the Q register and in the operand register, and
NOPX stores no results at all.
Statement 8 is also the first to generate a micro-instruction word of output to the
object file. The EX sequencer operation simply causes the sequencer to go on to the next
sequential micro-instruction after the ALU is finished.
The sequencer portion of statement 11 (JPAND) tests to see if both segments have
latched a true condition from statement 8, the preceding micro-instruction that latched
the condition code. If so, the sequencer jumps to DONE, because the contents of neither
register pair are to be interchanged. If at least one interchange is to be performed, state
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ments 5-7 do the interchange. Note that, because the Cmov ALU operation is used, only
the segments which latched a false condition in the TEST instruction are interchanged.

3.L9. Macros
We provide a macro facility with the DRAFT microassembler. Macros are usually
written as if for a single segment Macro expansion in the assembler occurs not only
vertically along the program flow but also horizontally, with macro code generated for
each segment declared in the most recent SEG statement before invocation of the macro.
This expansion can be overridden by explicitly segmenting with a SEG statement placed
within the macro. Even if overridden, the segmentation of the enclosing code can still be
restored with a special operand, SEG $.

3.2. Debug Simulator
The final program in the “ first line” of software tools for TFM is the debug simula
tor. Each of the simulator’s five windows report status information on a portion of the
machine.
Sequencer operation is monitored in the first window. A trace utility displays the
current and previous instruction, disassembled and segmented to match the assembler
source. An embedded window displays the state of all sequencer registers, top of stack,
and local and global condition codes. Under user input, the machine can execute freely,
execute to a breakpoint, or execute for a fixed number of steps.
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ALU registers for all slices are displayed in the second window. Alternate screen
highlight patterns delimit segments based on the current system configuration. The 16
data RAM locations in the current page are displayed in a similar fashion in window
three. Set commands allow direct manipulation of memory or register contents at any
slice boundary.
Window four holds status information on the simulator itself. A table of current
breakpoints is displayed along with the breakpoint type. Also in this window are
reported run statistics, including the number of instructions executed and the correspond
ing run time on the actual machine.
In the event that a microprogram has a bug, window five provides a patching
mechanism. An expanded display of the entire control word, independent of segmenta
tion, appears here. The display is grouped by instruction fields, and a set command is
provided to modify instructions by field and slice.

3 3 . Operating Environment
The puipose in building TFM is to provide a high speed processor for extremely
long integer arithmetic, such as is necessary in many of the algorithms used for factoring
and other computations in number theory.
These general computations have two characteristics which are significant both for
the computer architect and for the software designer. A substantial fraction of the com
putations in factoring involve long word length modular arithmetic, usually with a fixed
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modulus which is either the integer N to be factored or a multiple o f N . In addition, it is
generally the case that the algorithms and programs involve number-theoretic functions
whose calculations are short and involve a few specific algebraic operations. That is, a
few specific calculations, combined in short subprograms, can produce a large portion of
an entire application program. For the software tool designer, this suggests that a prem
ium should be placed on verifying the correctness of short low-level segments rather than
on tools to build entire software “ systems.”
Since TFM is essentially a high-performance arithmetic processor, the operating
environment owes much of its structure to “ visi-calc” type calculator interfaces. The
main similarity is in the method of display and input, which consists of three windows.
The user is presented with an arrangement of cells in window one of the environment
The size of each cell and the total number of cells displayed depends upon the current
machine configuration. The difference between the environment and calculator inter
faces is that, in TFM’s environment, calculations on cells can automatically be done
modulo any pre-specified modulus N . User input is accomplished by cursor positioning
and direct entry of constants, with facilities for both hexadecimal and decimal input
It also must be kept in mind that TFM is an attached processor. It has no resident
operating system. All operating system tasks are handled on a host processor. This is
also true for the operating environment software. These tools allow the user to load and
interact with TFM programs. The execution of TFM software is separate from and con
current with the execution of the software tools on the host
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Loading and executing microprograms prepared using the assembler and simulator
take place with commands in window two. A trace display, similar to the simulator’s
window one, records starting and stopping locations for the TFM program. For debug
ging purposes, it is also possible to single-step through any microprogram.
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CHAPTER 4 - PERFORMANCE DATA
4. Instruction Timing
Variable length instruction cycles are a important part of optimal performance in
The Factoring Machine. The propagation delay required to generate the results of any
operation depend on the critical path of signals though the system circuitry. A significant
increase in performance is achieved by removing the instruction fetch from this path and
overlapping these operations in the prefetch pipeline. While all prefetch operations are
essentially identical from a propagation delay standpoint, the execute time of instructions
can vary widely based on combinations of the source and destination operands selected,
the use of carry look ahead circuitry, and the switching time required to link shift signals.
It is the execute phase which dominates the delay requirements for The Factoring
Machine instructions. An analysis of this delay allows the exact matching of cycle length
with the actual lengths of critical timing paths. Such an analysis has been made and is
reported in this chapter. Its implementation is in the form of an optimizing pass of the
DRAFT micro-assembler.
Tables 3,4,5 and 6 list the delay requirements for the circuitry of The Factoring
Machine. Table 3 is the basic instruction timings for all ALU operations using register
operands. Additional time required for post-shifting of results is listed in Table 4. Delays
for each selection for updates to the condition code at listed in Table 5. Table 6 lists
delays associated with the use of specific operands.

55

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

Operation code
SUB
SWUB
ADD
NOP
INCA
CMPA
NEGA
INCB
MOV
CMPB
NEGB
CLEAR
CAND
XNOR
XOR
AND
OR
NAND
NOR
UMUL
SMUL1
INC2
SM2C
SMUL2
SNORM
DNORM
DIV2
DIV3

Delay(ns)
191
191
191
94
191
94
191
191
94
94
191
94
94
94
94
94
94
94
94
227
227
191
191
215
191
232
227
191

Table 3 - Operation Code Delays
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Operation code
RA
RL
DRA
DRL
NOPF
NOPQ
LA
LL
DLA
DLL
NOPX

Delay(ns)
36
36
36
36
0
0
43
43
43
43
0

Table 4 - Shifter Delays

Operation code
ZERO
NONZERO
NEG
POS
OVERFLO
NOVRFLO
CARRY
NOCARRY
TRUE
FALSE
NONE
NOT
GT

Delay(ns)
32
37
37
37
32
37
32
37
0
0
0
0
37

Table 5 - Condition Selection Delays
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Operand Source
-rl5
dO -d l5
dlO - dll5
Q

Delay(ns)

tO

0
33
33
0

Table 6 - Operand Selection Delays
There is no delay information in these tables which relate to the length of the seg
ments in a specific configuration. For a conventional machine, cany times are propor
tional to word length even for designs using carry look ahead circuitry, hi The Factoring
Machine, the slice level cany look ahead circuit examines fixed length propagate and
generate strings with segmentation information overlayed. In a fully implemented design
this delay is less than in a conventional circuit for word length in excess of 64 bits.
Below 64 bits, conventional circuits are faster.
To calculate the actual time required for any operation we begin with the base delay
taken from Table 3. If register operands are used, no shifting of results is specified, and
no latching of status output is required, this value is the instruction time. Data memory as
the source or destination operand adds additional delay for address settling, the differ
ence in access time, operand selection circuitry delay, and additional operand setup time
in the ALU. This delay is added from Table 6. Base instruction times include the delay
time to traverse the internal shifter circuitry of the ALU. Therefore, unshifted results add
no delay. Shifted results require that shift signals pass through the switching circuitry
which interconnects low and high order slices in a segment This delay is added from
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Table 2. Condition code multiplexing delays are dependent on the source of the status
information to be latched. If the condition is to be set high or low, complemented, or
relatched without change, multiplexer delays are required, but inputs become available at
the beginning of the cycle. Delays for these sources run in parallel and do not add to the
critical path. Only in cases where ALU status output is required must the multiplexer
wait until late in the cycle for signals to arrive. For these conditions, the multiplexers add
time to the cycle length. This additional delay, taken from Table 5, is the difference
between the cycle length with and without condition multiplexing. Operation codes for
each segment are analyzed in this fashion and the required instruction length is the max
imum. This value is then rounded up to the nearest multiple of 30 nano-seconds and the
instruction length is established. Available instruction lengths in the clock control circuit
range from ninety to three hundred nanoseconds. A significant percentage of the instruc
tions complete in 120 and ISO nanoseconds, and few require more that 230 nanoseconds.
While actual performance is sensitive to the instruction mix, average performance
appears to be better than five million instructions per second.
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CHAPTER 5 - A FACTORING EXAMPLE AND BENCHMARK
5. Benchmarking Standard
la this chapter we demonstrate the performance of The Factoring Machine on actual
factorizations of several widely factored values from the Cunningham Table.[24] This
table consists of factorings o f powers of 2,3,5,6,7,10,11, and 12, plus or minus one to
"high" powers. The factorizations chosen are well known and will provide a reasonable
standard for comparing the performance of the DRAFT design to other architectures.

5.1. The Pollard p-X Algorithm
For a test algorithm we have chosen the Pollard p-1 algorithm.[25] While the newer
Elliptic Curve Method is considered "faster”, it is not appropriate for use as a benchmark.
It is similar in many respects to the p-1 algorithm but a relatively small number of fac
torizations against which a comparison can be made have been published to date using
the Elliptic Curve Method.
We begin the description of the Pollard p-1 algorithm with a pseudo-code listing of
the major steps:[26]

60
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Read in N to factor and other related data
Read in gcd.freq (frequency to take gcd’s)
Read in beginning.block.#
Read in ending.block.#
block# = beginningblock.#
found = N 0
While((b/odfc# ^ ending.block.# ) && (found =NO))
Create prime power array for block block#
gcd.count = 0
For each prime power and while {found =NO)
Exponentiate to the prime power
gcd.count++
If (gcdxount = gcdfreq )
gcd.count = 0
Do a gcd
If the gcd implies a factor has been found, set found = YES
Endif
Endfor
block# ++
Endwhile
The initial steps in the algorithm description are for initialization of values such as:
the number to be factored (N), the frequency at which greatest common divisor opera
tions are to be taken, and the initial values of the sieve structure. A limit value L has been
preselected as the limit to which maximal powers of each prime are to be taken. Thus L
also sets the size of the prime table to be generated, manifested here as ending_block.
The factoring begins by calculating a prime power table as the maximal power less than
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L for all primes between two and the limit L. This operation is done in blocks of primes
for the algorithm above, proceeding to die inner loop for all primes in each block and
repeating over all blocks until the limit L is reached. The inner loop accumulates a series
of exponentiations, raising the accumulated value to the power of the next value from the
prime power table, modulo N, at each pass through the inner loop. At a fixed interval,
gcdjreq, a greatest common divisor of N and the accumulator minus one is taken. Any
gcd other than one is a factor of N and the algorithm terminates. Otherwise we continue
the inner loop using the next value in the prime power table.

52. Factoring Machine Implementation
Aside from the obvious efficiency of the long word length of The Factoring
Machine, there are two areas where parallelism can be introduced to improve perfor
mance. First, for values of N in the range of 40 to 60 digits, an appropriate value of L on
the order of 10s. [27] This is easily small enough to fit within a single slice. Thus, the
generation of the primes and calculation of the prime power table can proceed in parallel
in a fully segmented configuration. In addition, since the value of L is unlikely to change
between factorizations, this table need only be generated once. Second, the use of the
gcdJreq variable is an attempt to speed the algorithm by reducing the number of greatest
common divisor operations. No such reduction is required in the DRAFT algorithm. In
this implementation, gcd’s must proceed only to the point of reducing operand size to
128 bits or less. At this point, all further divisions are done in parallel with 128 bit preci
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sion multiplies in the subsequent exponentiation. Thus, gcd operations require worst
case overhead in division operations proportional to the number of bit in excess of 128
for the accumulated exponent At this point the divisor and dividend are reduced to less
than 128 bits of precision. Exponentiation is done modulo N, distributed over the multi
plication. It is reasonable to expect that a significant number of intermediate values will
require 128 bits or less. It is also reasonable to assume that the 32 to 64 multiplies
required for exponentiation will provide enough parallel divides to complete the gcd.

53. Performance Comparison
The table below shows simulator timings for factorizations using a DRAFT imple
mentation of the Pollard p-1 algorithm on several numbers taken from die Cunningham
Table. Identical factorizations[27] were done on an IBM 3033 by Dr Duncan A Buell.
The side by side comparison below shows the relative performance of these two systems.

TFM (min)

IBM 3030 (min)

124896 460879937 055006328
763072381 248890704550988441

2:04

22:15

8189900 152616290 469440680
970630643 482916324 856480169

1:38

18:00

4 812551133 355791905 288993695
558015303 912604071 418258819

3:16

39:30

Value

Table 7 - Performance Comparison
The data above shows a factor of ten improvement in performance for factorizations
on a DRAFT architecture based system. This is consistant with our instruction timing
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based performance estimate of 40 MIPS in chapter 4. While performance here is slightly
better, this is due in part to the long word length of The Factoring Machine being well
suited to the algorithm.
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CHAPTER 6 - A NON-NUMERIC ALGORITHM EXAMPLE
6. Quadtree Processing
Quadtrees and other hierarchical data structures have received considerable recent
attention as a representation system for objects in an image raster. Given the computa
tion requirements of image processing problems, the processing of such data structures
must proceed in parallel. Quadtree processing is a good example of the non-arithmetic
processing capabilities of the DRAFT architecture, hi this chapter a parallel processing
version of the quadtree structure is presented with an efficient algorithm for building
these data structures from raster input Parallel versions of several common quadtree
algorithms are given as examples. Finally, a complexity analysis is made for the algo
rithms on different DRAFT architecture implementations with a comparison to the most
efficient sequential versions.
Recursively defined, a quadtree may be empty or it may consist of a root with either
none or exactly four sons each of which is a quadtrees. A region is the BLACK portion of
a 2**n x 2**n array made up of a unit square pixels colored BLACK or WHITE. We
define a node in a quadtree to be a record containing the following fields. If P is a
(pointer to a) node and D is in the set of directions {NW,NE,SW,SE}, then we may
define the fields as follows. COLOR(P) has value WHITE or BLACK for a leaf, GRAY
for an interior node. SON(P) is (a pointer to) a collection of four nodes which are the
sons of P in each direction; NIL if no such node exists. FATHER(P) is (a pointer to) the
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father of P (or NIL if P is the root). The (pointer to the) root of the quadtree will be
denoted by ROOT. In our figures, the offspring of a node are drawn in the canonical
order NW-NE-SW-SE.
The bibliography of recent papers relating to quadtrees and other hierarchical data
structures is extensive. Samet[28] has published an extensive tutorial on the subject as
well as papers on traversal [29], neighbor finding [30], and image geometry [31], among
others. Hunter and Steiglitz[32] have also published quadtree algorithms, and Mark and
Abel[33] have presented a system for constructing quadtrees for vector representations.
A hierarchical data structure called H D (Translation Invariant Data structure), which
solves the shift variance problem, has been developed by Scott and Iyengar[34] Finally,
Moitra and Iyengar[35] have suggested a paradigm for measuring the level of parallelism
in quadtree type algorithms.

Figure 6: Input Raster for Parallel Quadtree
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Figure 7: Parallel Quadtree

6.1. A Parallel Data Structure for Representing Quadtrees
The data structure used by Samet and others[32,36,37,33,28] for image quadtrees
contains a color value and pointers to each of the four sons representing the NW,NE,SW,
and SE quadrants of the image section. The structure proposed here is similar but
includes additional fields for a parent pointer and a path code to be used in neighbor
finding. The major difference in the DRAFT implementation is that the child quadtree
nodes will be processed in parallel and reside adjacent to one another in a single seg
mented location of DRAFT memory. Thus the parent requires only a single pointer to
this location. Figures 6 and 7 show a 4 x 4 raster scan and its corresponding full (worst
case) quadtree representation. Figure 8 illustrates how the quadtree representation can be
partitioned in a the prototype DRAFT machine.
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Figure 7 -Parallel Quadtree Representation
The layout parallels the segmentation to be used in processing at each level: 256 bit
uni-processing at the root, four segments of 64 bits each at the next lowest level, etc.
Since the current DRAFT prototype is an eight slice machine, nodes at levels three and
below must be arranged as might be expected in a single processor environment This
amounts to a data partitioning between the slices, so that one eighth of the total area
represented is handled by each processor and each of eight image octants will be pro
cessed in parallel. However, die DRAFT architecture imposes no limit on the number of
slices. The current prototype has eight but since only neighboring interconnections are
required, it is feasible to string together a large number of slices to meet the requirements
of some particular imaging task.
Note how this arrangement of the quadtree into DRAFT memory greatly increases
the available parallelism in quadtree algorithms. Assuming that the number of slices is
sufficient to hold all leaf nodes in a quadtree of depth N, it is possible by successive
reconfigurations to access each node in a full quadtree in N steps, compared with the
4^_1 steps required for traversals in a sequential environment If the number of slices is
not sufficient to hold every leaf node, the access time degenerates to that of a sequential
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access in all levels below log 4(P ) where P is the number of slices. In such a case, each
slice is executing a sequential traversal with all slices running in parallel.
Other quadtree operations work well in this data partitioned format Rotation of the
image in 90 degree increments can be achieved by changing the order in which the child
nodes are accessed; the pointer to the NW quadrant becomes the pointer to the SW qua
drant etc. No actual movement of data is required and pointer updates proceed in paral
lel. The same is true for a transposition of the image across some axis inside the plane of
the image. Since superimposing one quadtree image upon another is a task which
requires traversing two quadtrees simultaneously while constructing a third, one can
expect timing improvements for this operation to be proportional to the improvements in
traversal time. The time complexity for finding the intersection of two images should also
be improved from 4^ to N , assuming a processor slice is available for every pixel.

62. Quadtree Construction from Raster Input
For testing on the DRAFT prototype, two implementations of the quadtree structure
were proposed: a vertical storage, where each field is placed in a different data location
with the color at the base of the data page, and a horizontal packing, where all fields are
kept in a single data location. Vertical storage assigns one node to every data page There
fore horizontal packing is 16 times more memory efficient However, horizontal packing
has a disadvantage that extra code is required to extracted each field from the data word
before it can be used. The procedures below were coded assuming horizontal packing.
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Having chosen a representation scheme for the quadtree nodes, the next problem is
loading image data for an input device, such as a raster scanner, into die DRAFT
memory. This operation is important since the arrangement of pixels in the proper slice
order is critical in constructing the parallel quadtrees as shown in in figure 8. For a
DRAFT machine implementation sufficiendy wide to provide a slice for each pixel, this
problem is relatively trivial. More difficult is the arrangement of nodes for the case of a
limited number of slices, each processing a sub-quadrant of the image. Such is the case
with the following test algorithms designed for the eight slice prototype. For loading an
NxM pixel raster the data must be divided into eight octants of size N 12xM /4. As the ras
ter is scanned, pixels from lines 1 to M l4 are placed in slice one for n<N 12 and slice
three for n>N 12. The next quarters over M are placed in slices two and four, then five
and seven, and the remaining quarter loads into slices six and eight Shown below is a
sample implementation of this algorithm for the DRAFT machine host processor. The
routine get_pixel reads the next pixel from the scanner and storejpixel places the pixel
into the memory of the second parameter “ slice.”
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ALGORITHM 1
/* sample algorithm fo r loading a n N x M raster into an 8 slice
draft machine *1
intslice[4] = 0,1,4,5;
fo r in = 1 to max_lines
{ I* lower half o f line */
for n - 1 to pixels_per_line!2;
{
pixel = get_pixel;
store_pixel(pixel^lice[int(ml4)J);
}
fo r n = 1 to pixels_perjinel2;
{ I* upper half o f line */
pixel = get_pixel;
store_pixel(pixeljlice[int(ml4)]+2);
}
}
The store pixel routine also performs an additional function to ease the construction
of quadtrees for each of the octants in the next step. For this construction step, the
sequence of pixels in sequential memory locations will need to be the ordering from left
to right of the leaves in the full quadtree to be constructed. This is not the order in which
the pixels are received from the scanner. To achieve the required shuffling of the pixel
locations, the loading program uses an M /4 by N /2 translation raster. Each location in
the translation raster holds the offset from raster base into which the pixel is to be stored.
Figure 9 illustrates a translation raster for an eight by four octant processed at the slice
level in a 16 by 16 raster.
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Figure 9 - Input and Translation Rasters
The final step in preparing a raster for DRAFT quadtree operations is to construct
and color the parent nodes ascending upwards to the root Phase one scans in parallel the
pixels of each of the eight octants. Every fourth pixel generates a new node colored
black if all four pixels are black, white if all four are white, and grey if a mixture of black
and white exists. Also, during this scan, the parent field of each pixel is filled with the
address of the new node and the son field of the new node is set to the base address of the
group of four. After scanning the pixel level nodes, the process is repeated for each of the
new parent nodes created until in the final iteration a single root node is generated for the
octant quadtree processed by each slice. The procedure below shows the code for each
slice. The actual code is implemented in DRAFT microcode.
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ALGORITHM 2
/* sample slice level algorithm fo r generating quadtrees
fo r raster octants */
nodecount = n*mI8;
while(nodecount > 0)
{
fo r i = 1 to nodecount by 4
{ new_parent = make_parent_node;
son(newjparent) = i;
color(parent) = color(i)
fo r j = i to i+3
{ parent(j)=newjparent;
color(parent) == colorfj) : color(parent) = GREY;

}
}

}
Note that the conditional testing of child colors appears to be backwards in this
algorithm. In fact, the statement is an example of conditional execution. The program
sequencer will cause the assignment statment to execute in all slices; however, in those
slices for which the local condition code is true, the assignment statement is converted to
a nop and the parent color is unchanged.
Phase two of quadtree construction completes the upper levels of the image quad
tree, as shown in figure 6. In the eight slice prototype, this will be two additional levels.
Since all of the octant quadtrees roots lie in adjacent slices of the same location, the com
pletion of the address fields is trivial Each level is executed using a successively larger
segmentation until the root executes in single segment mode. Having constructed the
quadtree, the next step is the implementation of common quadtree operations. A com
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plexity analysis of most such operations will inevitably be dependent on the complexity
of quadtree traversal. As stated, a sufficiently wide DRAFT implementation reduces
such traversals to complexity proportional to the depth. When DRAFT segments must
traverse entire subtrees in parallel, the single instruction address forces the complexity to
the worst case of the eight (for the prototype) subtrees. This is because all other seg
ments must wait for the "slowest" segment to complete its traversal before continuing.

6 3. Finding Neighbors
One essential quadtree operation that has received a good deal of attention[37,30] is
the neighbor find operation. The DRAFT implementation of this algorithm is a good
example of how varying segmentation can not only assist in quadtree traversal but can
also contribute to returned information such as the size of a neighboring block. The algo
rithm proceeds recursively with an N bit parameter holding the path code of the node for
which the neighbors are to be located. N in this case is the number of bits in the current
segment At each level of the recursion, the machine reconfigures to divide the current
segment into four new segments which will simultaneously search the four children.
Each of these segments is given an N/4 bit copy of the original parameter arranged
across the original parameter word as shown in Figure 10.
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Before Reconfiguration
parm
After Reconfiguration

parm

parm

parm

parm

Figure 10 - Parameter Reconfiguration

A identical mechanism is used in reverse for the return parameter. In this case the seg
ment locating a neighbor places an N bit copy of the path code for that neighbor into die
corresponding segment of the return parameter word. When the recursion returns to the
root, the resulting word contains a string of four values representing the four neighbors of
the node in question. The segment size of each of these-values determine the size of the
neighbor block returned. A recursive slice level algorithm for nearest neighbor is shown
below. The actual micro-code for nearest neighbor on the DRAFT prototype is a non
recursive implementation using the parent pointers. This is due to the limited size of the
stack memory for the sequencer chip used.
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ALGORITHM 3
find_neighb°r(node,quadtree)
{
/* locates the neighbors o f "node"
in "quadtree" */
if(color(quadtree) <> GREY)
then if (is_neighbor(node,quadtree))
then retum(0);
else retwm(quadtree);
else { re_seg(4);
find_neighbor(nodejon(quadtree));

}
}
The re_seg procedure above resets the segmentation and regenerates the parameter as
above. Isjieighbor is a boolean function which compares the path codes of "node" and
"quadtree" to determine if they are neighbors.
Algorithms have also been devised for union and intersection functions of two
image quadtrees. For these functions the result quadtree is the union or intersection of
the blacks regions of the two inputs Both algorithms are based on a top down traversal
like the one discussed in section three and thus have complexity proportional the depth of
the inputs.

6.4. Analysis
Analysis of DRAFT algorithms must be made based on two cases. In case one the
slice width of the DRAFT implementation is equal the number of nodes in the worst case
quadtree to be constructed. For this case, quadtree construction, traversal, and neighbor
finding reduce to 0 (N ), since each step processes an entire level and N is equal to the
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depth of the quadtree. While this is not an unrealistic assumption based on current VLSI
capabilities, no such machine for non-trivial rasters has been built For operations on the
existing eight slice DRAFT prototype, the analysis divides into two phases. Phase one is
the analysis above for the upper levels of the quadtree. Phase two is an eight processor
parallel version of essentially sequential operations on the eight octant subtrees. The pro
posed data structure divides all work evenly so that the time required to execute in paral
lel is the same as the equivalent sequential algorithm divided by p, where p is some even
number of slices. The cost paid for this improvement is log 4(p ) steps, representing those
levels which can be fit into adjacent slices. For quadtree construction, each quadtree is
constructed in with O [(4(A//p)-l)/3] steps where N is the number of pixels in the raster.
The

entire

quadtree

for

rasters

of

N

pixels

is

thus

constructed

in

O [log 4(p )+(4(N Ip)—1)/3J Assuming an NIog4(N) complexity for sequential neighbor
finding yields an identical analysis for the DRAFT neighbor find algorithm of complexity
O [log 4(p )+NIplog 4(N!p)]. Traversals and traversal oriented operations (such as com
parison) improve from 0 ( N ) for the sequential case to O [log4(p)+N/p] in the DRAFT
algorithm.

6.5. Summary
The DRAFT machine has great potential for use in an image processing environ
ment Its quasi-mimd structure makes possible to create algorithms which make good use
of the parallel processing while retaining the familiar programming structures of a
sequential environment In addition to the work in new algorithms for this machine,
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several other areas are currently being given attention. Among them is an attempt to
reduce the essential switching functions to custom VLSI. The existence of such a chip
set would greatly enhance the ability to apply this new processor design to a wide range
of Special purpose machines.
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CHAPTER 7 - A VLSI PARTITIONING OF THE ARCHITECTURE
7. Introduction
The prototype version of the DRAFT architecture, The Factoring Machine, is built
entirely of “ off-the-shelf’ logic components. Even though a significant number of these
are VLSI devices, the current implementation is physically large and requires significant
DC power and cooling. Built on ten boards, one sequencer board, eight 32-bit ALU slice
boards, and a carry generator board, it requires over 1000 chips and nearly 100 amperes
of power to implement a 256-bit, eight-slice machine.
Even before construction of the first prototype was completed, a number of sugges
tions for improvements in subsequent designs were made. The first suggestion addresses
an obvious bottleneck created by the lack of multiply hardware. In its current implemen
tation, the DRAFT machine requires 256 cycles for a 256-bit by 256-bit multiply. A
hardware multiplication system, based on AMD29323 32 bit multipliers and a custom
VLSI device, would reduce the multiply time for 256 bits to eight cycles. A second
suggestion is to extend the word length to 512 or 1024 bits in order to support high speed
encryption and decryption of block sizes in excess o f256 bits. There are two approaches
here, either to add more 32-bit slices, or to increase the size of each slice. For number
theoretic applications, increasing the slice size would seem to be the simplest solution
and would not add complexity to the reconfiguration hardware. Other applications, such
as the quadtree algorithms of previous chapter, would require a larger number of smaller
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slices. A third suggestion has been to incorporate the DRAFT design into the processors
of a conventional multi-processor array designs.
The single requirement shared by all of these suggestions is a reduction in the size
and complexity of the current “ off the shelf” implementation. A standard set of custom
VLSI devices which provide the major functional components of a draft design will solve
this problem. We have developed specifications for these devices and present them in this
chapter. Estimates of device count reduction are also given.
The problem of partitioning the DRAFT design into custom VLSI-implementable
pieces begins with an analysis of the functional blocks of the architecture. The discus
sion is organized around these functional blocks. For each of the ALU, data and control
memory, shift multiplexer, carry generator, condition code multiplexer, zero status multi
plexer, and write control generator blocks of the DRAFT design, a specification will be
made for custom VLSI devices to support the required switching functions.

7.1. ALU
The current ALU implementation is an AMD 2903A-based bit-slice design. It is
obvious that any custom VLSI implementation would not be able to significantly
improve upon these devices for speed and density. The 2903s are therefore preserved in
the VLSI version of the DRAFT design. Hardware multiplication using a reconfigurable
long word length multiplier designed specifically for the DRAFT machine will be added
to the ALU in this version. This multiplier consists of a series of 32-bit slice multipliers
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attached to a 32-bit shift/accumulate network. Multiplication is digit-serial in the multi
plier with parallel multiplication of each multiplier digit with all digits in the multipli
cand. Since 32-bit hardware multipliers will be built, the serial digits axe treated as digits
base 32. Thus, in eight cycles, each performing eight 32-bit parallel multiplies, 256-bit
by 256-bit multiplication is achieved. As with the 2903s, it is unlikely that custom VLSI
will be able to improve the speed and density of currently available off-the-shelf multi
pliers. The shift/accumulate network must take the product terms from the multipliers,
shift them right 32 bits and accumulate them into a segmentable product register. This
portion of the multiplier would be implemented in custom VLSI. Since complete details
on the AMD29323 multiplier chips are not currently available, it is not possible at this
writing to be more specific as to the nature of this device.

7.2. Data and Control Memories
The current DRAFT prototype uses high speed static RAMs for both the control and
data memories. The control memory is pipelined with concurrent prefetch of the next
instruction overlapped with the execution of ALU operations. Designed for speed and
simplicity, these devices are well suited to the current application. Yet, with the prefetch
pipeline, it is possible to replace the current 70 ns control RAMs with devices of as much
as 136 ns access time without loss of system performance. If high levels of integration
become the primary objective of a new design, it follows that high density MOS
memories should be substituted here. Each ALU in the current design utilizes a
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4k x 28-bit control memory. Including pipeline registers, this memory is implemented in
14 devices, one memory and pipeline for every four bits. Using 64k bits as the required
density realizable in a single VLSI device, the maximum savings in device count can be
achieved with a Ak x 16-bit memory with an internal pipeline register. Thus, two 40-pin
devices per slice and a memory controller would replace the current fourteen devices per
slice with no loss of system performance.
A similar approach can be applied to the data RAM. The difference here is that the
current 45 ns devices are not pipelined and contribute directly to die critical timing path
for ALU operations. In order to substitute high density memories, the difference in
access time would have to be reconciled by the addition of some form of cache. For
tunately, the current design lends itself well to a cache based on the existing partitioning
of the data memory imposed by the global data RAM page address. This address divides
the data RAM into pages of sixteen locations each. By holding the current data RAM
page in cache, system performance could be maintained for intra-page operations. The
only overhead introduced would be a delay for cache preload and store during changes in
the current page address. Since cache transfers will be sequential accessed block
transfers, the application of overlay techniques would keep this delay to a minimum.
Data memory chips make up about one third of the total device count in the current
design with 16k -bit static RAMs. Using 128fc bits as a reasonable density for these dev
ices, one could expect a reduction in size by a factor of eight, not including the additional
devices required to support the cache. If one is willing to trade off some of this density
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for speed in cache update, a device identical to the pipelined RAM proposed above for
the control RAM could be used to combine the data RAM and cache into a single device.
Using the same Ak x 16-bit device and organizing the address decode logic to place
sequential locations in adjacent chips, the complete cache and a 64k data store (four
times 'larger than the current data store) could be built with 32 devices, each with fewer
than 40 pins. In addition to the greater storage capacity, the real advantage of this organ
ization is that all sixteen cache locations would be updated in parallel, so that a complete
cache update would take only a single cycle. This organization would also improve the
cycle time for the machine. Since the delays associated with address decoding, present in
the current machine, would be eliminated, the current 45 ns memory access time could
be reduced to a single register access of 10 to 15 ns.

73. Carry Generator
Conventional cany look ahead circuits for long word length machines are generally
tree structured due to the limitations on the number of bits per look ahead device.
Because the DRAFT machine is constantly reconfiguring, this approach was abandoned
early in the design since the switching required to constantly rebuild look ahead trees was
too complex, and the carry generator for the DRAFT machine takes a different view.
Consider two strings of bits, the first string containing the inverse of the propagate signal
for all bits that are low-order to the location for which cany in is to be generated, and the
second string containing the generate signals for the same bits. Appended to the end of
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the generate string is the low-order cany in for the current operation. The problem of
generating the carry in for bit n is now reduced to the problem of which string of bits, the
propagates or the generates, contains the first one. hi version one a set of encoders and a
4-bit comparator implement this function. The main advantage of this approach is that
segmentation can be supported by simply ANDing the corresponding segmentation bit
with the propagate bit for that slice. Thus, a low-order segment will automatically gen
erate a propagate of zero and therefore stop the string search at the low-order carry in.
The current prototype implements one of these cany generator circuits for each slice.
Each contains five devices (four encoders and a comparator) for a total for forty chips.
Most of the input signals for each of these circuits are redundant To generate the eight
carry inputs for all slices in a single VLSI device the required inputs are: ci 0-ci 7, the
eight low-order carry in signals for each slice, generated from the instruction word,
p O -p l, the eight carry propagate signals for each slice, g O -g l, the eight cany gen
erates, and sO -sl, the segmentation word. These 32 inputs, along with the eight carry
outputs generated, could implement the entire reconfigurable carry look ahead in a single
42-pin package. If a 40-pin restriction exists, then two devices would each generate four
of these bits. In either case, this is a reduction from 40 chips down to one or possibly
two.

7.4. Shift Multiplexer
Like the cany look ahead, each of the slice boards contains an independent muiti-
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plexer for selecting the appropriate shift values for the SIO and QIO lines of the 2903
required by the current configuration. These inputs are selected from two 8-bit shift
busses connecting each of the slice boards. In the proposed VLSI version, the shift bus
would become internal to the device. A single VLSI device would generate the shift I/O
signals for the low and high-order shift lines of all eight slices. Thus two devices, one for
the Q shifter and one for the S, would replace the six devices now residing on each of the
slice boards. This is a reduction from 48 chips to two. The proposed pin-out for this
device would be: lowshift 0-lawshif1 7, the eight low-order shift i/o lines,
highshift 0-highshif1 7, ihe eight high-order shift i/o lines, *0-/7, the eight instruction
bits (shift direction by slice), and sO -s7, the eight segmentation bits. Note that by
adding 16 additional pins (48 total) both the Q shift and S shift could be implemented in
a single device, since the instruction and segmentation inputs are redundant

7.5. Condition Code Multiplexer
Generation of condition codes for program control flow is a two-level hierarchy in
the DRAFT machine. At the bottom, a single 2903 status output, or its inverse, is
selected as the slice-level status by a mask in the instruction word. These status outputs
are combined in a global multiplexer. This multiplexer considers the segmentation word
and a combination control bit to generate a single-bit global condition for the sequencer,
and eight local condition codes to resolve conditional execution at each slice. Thus,
some 73 bits of information are used to generate nine bits of condition codes. It is there
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fore not practical to attempt a single VLSI device for all eight slices, as was the case for
the shift and the cany units. Instead, the VLSI implementation breaks into two custom
devices. The first is a dual local multiplexer whose pin-out for each unit would be:
i 0 -/4 , the 4-bit local condition mask (szoc, the sign, zero, overflow, and cany status bits,
respectively), condex, the conditional execute enable bit of the ALU instruction, ien, the
instruction enable bit to the 2903 which implements conditional execution, stca, the
status output to the global multiplexer, cc, the condition code code input from the global
multiplexer, and clock, the master clock input used to latch the condition code. Each
local multiplexer chip would thus support two slices.
The second device, a global condition multiplexer chip, has inputs: statO -statl, the
eight status bits from the local multiplexer chips, s0 -s7 , the segmentation bits, and
and/or, the global condition combination b it From these inputs it generates cc0-cc7,
the eight local condition codes, and cc, the global condition code used by the sequencer.
The current three-chip-per-slice local multiplexer design now reduces to one-half of a
device, and the eight chips in the current global multiplexer are reduced to one. The net
reduction is thus 40 chips down to five.

7.6. Zero condition multiplexer
For all status bits except zero, the status output from the high-order slice of a given
segment is the only meaningful signal. One of the functions of die global condition mul
tiplexer is to propagate this signal to the condition codes of all intermediate slices in a
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segment To be consistent the same must be made true of the zero status b it yet the
actual zero status is a combination of the status for all slices in a segment The current
DRAFT design solves this problem by implementing an 8-bit zero-status bus connected
to each of the slices. An encoder on each slice board examines the segmentation word
and generates the slice number of the high-order slice in the current segment Using this
value, each intermediate slice outputs its local zero status onto the bit of the zero status
bus corresponding to the high-order slice. Thus, in any configuration, the bits of the zero
bus which correspond to the high-order slices of each segment will contain the valid zero
status of the entire slice. While this design is sufficient to generate zero status for all
standard ALU operations, the 2903 uses the zero bus for several other purposes during
the execution of “ special function” instructions, such as multiply step and divide step.
To fully support the 2903, there are three modes of operation for the zero bus. Mode
zero is normal operation as described above. Mode one requires that zero status for the
high-order slice be broadcast to and input by all other slices. Mode two broadcasts the
zero of the low-order slice to all other slices. The complete zero multiplexer for each
slice thus consists of a 3 to 8 demultiplexer to support mode 0, and two select multi
plexers, one each for low-order and high-order, to support modes one and two. As with
the shift, the VLSI zero multiplexer reduces all eight slice multiplexers to a single dev
ice. The pin-out of this chip includes: z0-z7, the eight slice level zero status bits,
s 0-s 7, the segmentation word, and / 0/i 1.0- i 0/i 1.7, the 2-bit mode select inputs for each
slice. The five-chip-per-slice implementation of the current design is reduced to a single
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chip. Once again a forty-to-one reduction in chips is obtained.

7.7. Write Control Multiplexer
In any segmentation configuration, it is not necessarily the case that all segments
will be executing instructions which actually store a result On the 2903 those instruc
tions which require a data write generate a “ write enable” control signal at the least
significant 2903 chip. The function of the write control multiplexer is to select the write
enable control line of the least significant slice in the current segment It operates in
similar fashion to the mode two portion of the zero multiplexer. A 3-bit encoding of the
segmentation word is used to control the selection of the value from an 8-bit write enable
bus connecting all slices. As with the zero, a single VLSI device is proposed to replace
all eight of the slice level multiplexers. The pin-out of this device is therefore:
we 0-we 7, the eight write enable outputs for each slice, s0 -s7 , the segmentation word,
and write0-write7, the actual write enable output signals. Since the current design uses
two chips per slice to implement this function, the single device implementation
represents a 16-to-one reduction.

7.8. Summary
Excluding the hardware multiply, which represents an additional function not
present in the current design. Table 7 summarizes the package count reduction achieved
by the proposed devices.
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Table 7 - Device Count Reductions in VLSI

FUNCTION

CURRENT COUNT

VLSI COUNT

REDUCTION

64

64

0

control RAM

112

16

96

data RAM

256

**256

0

carry generator

40

2

38

shift multiplexer

48

5

43

condition multiplexer

40

5

35

zero multiplexer

40

1

39

write control

16

1

15

616

350'

266

alu

totals

** quadruples the available data memory
The device count totals in Table 1 include those devices for units of the DRAFT architec
ture discussed in this document Two other areas still remain, the sequencer and the host
system interface. Note that the majority of chips still reside in the data store. Significant
reductions are still possible here. If the data memories are excluded the actual reduction
in device count is from 360 to 94, almost 75%.
As for improvements in system performance, no specific figures can be quoted
without a timing analysis of the design of the proposed devices. Any timing losses due to
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the change from Schottky TTL devices to MOS VLSI should be more than offset by
gains from shortened timing paths. This will be especially true in such critical areas as
carry look ahead generation and condition multiplexing, where long signal paths
currently generate delays of as much as 80 ns. A conservative estimate of a 25%
increase in speed seems appropriate.
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CHAPTER 8 - CONCLUSIONS AND FUTURE RESEARCH
8. Conclusions
We have designed an architecture which is a significant new approach for imple
menting parallel arithmetic and logic units. For number theoretic problems, such as fac
toring, we have demonstrated a factor of ten performance improvement for this architec
ture over conventional computing systems.
Using segmentation and reconfiguration this architecture offers real parallelism to
the programmer without sacrificing a sequential program structure. We have imple
mented a condition code structure which provides a simple mechanism for controlling
this parallelism. A prototype machine based on this design has been built and has
demonstrated that such a reconfiguration system can be supported without a significant
sacrifice of system performance.
We have developed a set of programming tools to support parallel micro
programming of this machine. These tools are a first step in the development of parallel
programming languages for this architecture. They demonstrate die principles on which
future programming systems for reconfigurable parallel architectures should be based.
It is also apparent that the architecture extends well to other algorithms. Algorithms
for hierarchical data structures such as the quadtree algorithms in image processing appli
cations demonstrated this capability. Work on algorithms for other applications has
already begun.

91

Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.

92

Finally, we have made a major step in the development of future generations of
machines which would incorporate the DRAFT design. We have shown that the critical
circuitry required to support reconfiguration can be reduced to a small number of VLSI
devices. This is significant for its contribution to making the technology accessible to
future designers. It is also significant in demonstrating that the DRAFT architecture is a
simple, lost cost, and low com plexity system for bringing usable parallelism into com
puter architectures of the future.

8.1. Future Research
With the development of a custom VLSI chip set, the next area of computer archi
tecture research is to combine processors of this design into larger, more sophisticated
systems. There are also questions of the tradeoff between slice size and number of slices
in a given design. Is there a point at which additional slice size is of little value? What is
the smallest slice size of practical utility? These questions need to be answered.
Second, a high level programming language to support DRAFT parallelism must be
developed. Parallelism in the DRAFT machine is internal parallelism within the control
structure of a single algorithm. This is quite distinct from the parallelism usually con
sidered for MIMD or distributed computers, which involves independently taskable
operations. While it might be theoretically possible to map die control structures of two
independent processes onto a single DRAFT control structure, there is no serious sugges
tion that this can be generally applied with any success.
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A reasonable solution to handling the medium- to fme-grain parallelism in the algo
rithm of a computation might therefore look very much like, or in fact be, an extended
conventional programming language. Extensions to the language would be necessary in
two places. First, the long word length capabilities of DRAFT would have to be reflected
in the type declaration section. Users should be able to type fixed precision variables to
these multiple word lengths. A variable precision data type might also be introduced, in
which the precision used in any computation is simply determined by its current contents.
This approach has already been successfully implemented in several DRAFT micropro
grams in which no more than three cycles are spent to determine actual operand length.
This can potentially save several hundred cycles in the case of 256-bit bit-serial software
multiplies and divides.
The second language extension would be the addition of some sort of segmentation
capability within control structures. One form of implementation for this segmentation
might resemble the cobegin-coend structure of some existing languages. This system
would require much of the programmer for the management of parallelism and is not a
preferred approach.
An alternative and more promising approach, given the nature of the computations
for which the DRAFT machine was designed, links the parallelism in the eventual micro
code to the declarations of data items in which, together with the type and precision, a
segment is specified for that particular data item. The compiler would implement the
parallelism by collecting operations to take place in a given segment and scheduling
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those along with concurrent operations on neighboring segments. A mechanism would
then be needed for communication of values between segments.
For some of the computations in factoring, this alternative method could be accom
plished by modifying conventional single instruction stream programs. These computa
tions tend to have well-defined structures when considered as precedence graphs of arith
metic operations. It would not be difficult to automatically build the appropriate segmen
tation from the type and precision declarations, then map the segmented precedence
graph onto the DRAFT architecture for parallel execution.
The final area of research still be be pursued is the identification of algorithms
which can exploit DRAFT parallelism. Rational arithmetic seems to have promise in the
area of numeric processing. Parallel pattern matching problems also seem to have the
repetitive segments of code which fit this form a parallelism as a non-numeric example.
There are certainly others which will need to be identified and parallel implementations
of those algorithms devised.
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APPENDIX A - ALU OPERATION CODES

Standard Functions
SUB
SWUB
ADD
NOP
INCA
CMPA
NEGA
INCB
MOV
CMPB
NEGB
CLEAR
CAND
XNOR
XOR
AND
NOR
NAND
OR

A <- A-B
A <- B-A
A <- B+A
A <- A
A <- A+l
A <- not A
A <- -A
A <- B+l
A <-B
A <- notB
A<--B
A<-0
A <- A and not B
A <- A exc nor B
A <- A xor B
A <- A and B
A <- A nor B
A <- A nand B
A <- A or B

CSUB
Subtract
CSWUB
Swap and subtract
Add
CADD
No operation
CNOP
Increment A input
CINCA
CCMPA
One’s complement A
Two’s complement A CNEGA
Increment B input
CINCB
CMOV
Data transfe
CCMPB
Ones complement B
Twos complement B
CNEGB
Zero A
CCLEAR
And complement
CCAND
Exclusive nor
CXNOR
Exclusive or
. CXOR
And
CAND
Nor
CNOR
Nand
CNAND
Or
COR

Special Instructions
UMUL
SMUL1
INC2
SM2C
SMUL2
SNORM
DNORM
DIV2
DIV3

Unsigned multiply step
Twos complement multiply step
A <- A+2
Sign magnitude twos comp, convert
Twos complement multiply last step
Single precision normalize (Q)
Double length normalize
Intermediate divide step
Final divide step

CUMUL
CSMUL1
CINC2
CSMC2
CSMUL2
CSNORM
CDNORM
CDIV2
CDIV3
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APPENDIX B - SHIFTER OPERATION CODES

RA
RL
DRA
DRL
NOFF
NOPQ
NOPX
LA
LL
DLA
DLL

Shift result right arithmetic
Shift result right logical
Shift result double right arithmetic
Shift result double right logical
No shift, result -> operand A
No shift, result -> Q, operand A
No shift, no store
Shift result left arithmetic
Shift result left logical
Shift result double left arithmetic
Shift result double left logical
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APPENDIX C - LOCAL CONDITION CODE SELECTIONS

Mnemonic

Status Selection

ZERO
NONZERO
POS
NEG
OVERFLO
NOVRFLO
CARRY
NOTCARRY
GT
NONE
NOT
TRUE
FALSE

zero status
non-zero status
result positive
result negative
twos-complement overflow
no twos-complement overflow
binary cany out
no binary carry out
zero OR negative
relatch condition code
complement condition code
set condition code
reset condition code
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APPENDIX D - SEQUENCER OPERATION CODES

JZ
JSB
JSBAND
JSBOR
JP
JPAND
JPOR

Jump unconditionally to location 0
Jump to subroutine
Jump to subroutine on AND condition
Jump to subroutine on OR condition
Unconditional jump
Conditional jump on AND condition
Conditional jump on OR condition

SLAND
SLOR
SSBAND
SSBOR

Selector on AND condition
Selector on OR condition
Select subroutine on AND condition

PUSHUP
LOOPAND
LOOPOR
ENDCNT
TWBAND
TWBOR
EXIT
EXTTAND
EXTTOR
RPTDIR
LDCNT

Push pc Ooop initialization)
end of loop - AND condition
end of loop - OR condition
End of loop - counter (dec and pop)
End counter loop with jump AND
End counter loop with jump OR
Exit loop
Exit loop on AND condition
Exit loop on OR condition
loop direct address until counter=0
Load counter

HALT
CHLTAND
CHLTOR

Halt
Halt on AND condition
Halt on OR condition

RET
CRETAND
CRETOR

Return from subroutine
Return on AND condition
Return on OR condition

EX

Continue sequential execution

iTm
f vvM
iav v

u

va\

w u w iu v u
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